Downloads
FAQs
How do I get a web account for the forums?
- All participating team members will automatically be invited to the forum based on the email information provided in the original contest submission or added by e-mail notification to 2007contest@src.org. (name, complete mailing address, telephone, e-mail, team #). Do not apply for a Web account via the SRC or GRC Web site, your request will be turned down. Accounts will be handled only via e-mail to 2007contest@src.org.
Can each team consist of more than two faculty members?
-
Officially, each submission should consist of a maximum of 2 faculty members: 1 faculty team leader, 1 assistant faculty team leader (optional). You can have other unofficial team advisors.
Can a faculty be the team leader of more than one design team?
- Yes, a faculty can be the team leader for up to three teams.
Does the chip have to be designed for the target 180nm SiGe process or could it be another process?
- Yes, it must be designed for the target 180nm SiGe process at Jazz.
How large can the chip for fabrication be for this contest?
- Primary consideration during judging will be given to die sizes equal or less than 2.4mm x 2.4mm; absolute max die size to be considered will be 5mm x 5mm.
Can a team be formed with members from multiple universities?
- Yes, as long as each of the two university subteams has a faculty leader. For example, one faculty at the primary university will be the Team Leader and the faculty from the second university will be the Assistant Team Leader.
Can you provide more info on Jazz's specific process?
there seems to be 3 different versions of the 180nm SiGe process.
Can I join the contest without a professor or university joining me on my team?
- You cannot participate in the contest without university sponsorship and a professor as team leader.
How do I submit the phase one technical report?
- Please submit the phase one technical report to Mary.Nichols@src.org.
- The report should include a Preliminary Design Review explaining the purpose of the circuit designed, the design methodology used, the high performance aspects, simulated performance data results, preliminary layout (floor plan) of the design, and how the design was verified. This report must also include a plan to verify the final layout in Phase Two and a plan to evaluate and test the final fabricated design. This report and the above judging criteria will be the basis for selecting winners of Phase One and participants for Phase Two.
