

eDRAM to the Rescue

Why eDRAM

1/3 Area

1/5 Power

SER 2-3 Fit/Mbit vs 2k-5k for SRAM

Smaller is faster

What's Next ?



Integrating DRAM and Logic


 Integrate with Logic without impacting logic Performance, Reliability or Yields

•The Deep Trench process is intrinsically logic friendly

•Capacitor fabricated first

•No perturbation of the remaining logic flow

 Significant Process & Test knowhow in DRAMs using deep trench technology



Over six generations, embedded DRAM has adapted to logic technology resulting In simpler processes and significantly higher cell performance

SRC eDRAM 2009

J.Barth



FA174361 CENTER

S.DARLING

ST

| IBM Systems and Technology Group - SRDC

Technology Innovation – Development of SOI DRAM cell • Technology:

Use the Buried oxide to simplify the process & reduce parasitics – half the cost of bulk eDRAM


Scale the pass transistor for higher performance

Design


Address retention through concurrent refresh

Ultra short bitlines with direct sense architecture

SRC eDRAM 2009



Array passgate



BOX

J.Barth




eDRAM Performance Advantage ?





Itanium[®] 2 Processor 9M Highlights




- 592M transistors
- 432mm² die size
- 9MB on-die L3 cache
- 1.7GHz at 1.35V
- 6.4GB/s 400MT/s 4-way bus interface
- Plug-in compatible with existing platforms
- Extensive RAS, DFT and DFM features

Largest microprocessor transistor count and on-die cache

ISSCC 04 – Paper 27.3





* 39% decrease in wire delay to furthest L3-cache subarray


L3 Latency (normalized to 20 cycles)

	L3-Tag	L3-Cache	Wire Delay	Total
SRAM	5 cycles	5 cycles	10 cycles	20 cycles
eDRAM	5 cycles	10 cycles	6 cycles	21 cycles



eDRAM Size/Latency Advantage

45nm eDRAM vs. SRAM Latency



Memory Block Size Built With 1Mb Macros

SRC eDRAM 2009


J.Barth




eDRAM in IBM systems

- eDRAM used on the MCM till 65 nm in p systems
- eDRAM integrated with power PC in BlueGene usic ASICs flow
- In 45 nm we integrated eDRAM with the processor in SOI






36MB eDRAM L3 cache (Bulk)




- 567mm² Technology: 45nm lithography, Cu, SOI, eDRAM
- 1.2B transistors
 - Equivalent function of 2.7B
 - eDRAM efficiency
- Eight processor cores
 - 12 execution units per core
 - 4 Way SMT per core
 - 32 Threads per chip
 - 256KB L2 per core
- 32MB on chip eDRAM shared L3
- Dual DDR3 Memory Controllers
 - 100GB/s Memory bandwidth per chip sustained
- Scalability up to 32 Sockets
 - 360GB/s SMP bandwidth/chip
 - 20,000 coherent operations in flight
- Advanced pre-fetching Data and Instruction
- Binary Compatibility with POWER6






Stacked DRAMs to increase capacity without increasing power

- I/O ckts drive considerable power requirements
- These do not need to e duplicated on multiple DRAMs
- Master Slave approach to share I/Os, PLLs etc
- Enabled by TSVs
- Must compete with conventional scaled 3D chip






TSV (~300) Kang et al, ISSCC 2009 SRC eDRAM 2009 J.Barth © 2008 IBM Corporation



Getting Power in and out of high-end Processors is the challenge

- 150 200 W versus a few watts
- Need to deliver about 200 A to die uniformly Perimeter Wire Bond Inadequate
 High Power Die needs uniform power delivery across the Die (Grid)
- Need to heat sink the die



SRC eDRAM 2009

J.Barth