



PIONEERS IN
COLLABORATIVE
RESEARCH®





“Minimizing” the Effects of Physical Limits

Victor Zhirnov

Semiconductor Research Corporation

Stanford University, November 8 & 9, 2007

George Bourianoff / Intel



$$E \sim N \cdot E_b = N \cdot e \cdot V_{dd}$$

Answer:



- 1) System reliability costs
- 2) Long communication costs
- 3) Fan-Out costs

Why do we still operate so far above the fundamental limit: Why $10^5 k_B T \ln 2$ and not $k_B T \ln 2$?




Mark Lundstrom/Purdue:

$$E \sim N \cdot E_b = N \cdot e \cdot V_{dd}$$



Generic Floorplan of a binary switch

Optimum tiling)



White spaces are required to provide for isolation and interconnect

Device density

1) Upper Bound

$$n_{\max} = \frac{1}{8a^2}$$

2) IC (ITRS)

$$n_{MPU} = \frac{1}{20a^2}$$


Computation at $\Pi_{err}=0.5$, and hence at $E_b=k_B T \ln 2$ is impossible

In useful computation, $\Pi_{err} \ll 0.5$, hence barrier height larger than $k_B \ln 2$ is needed (larger total power consumption)

Question: How Much Larger?

$$\Pi_{sys} = (1 - \Pi_{err})^N$$

The probability that all N switches in a circuit work correctly



(Heisenberg)

(Boltzmann&Heisenberg)



System Constraint on Minimum Energy per Bit



$$\Pi_{\text{sys}} = (1 - \Pi_{\text{err}})^N$$

The probability that all N switches in a circuit work correctly

$$\Pi_{\text{sys}} > \Pi_{\text{crit}} \quad \text{e.g., } \begin{matrix} \nearrow 0.5 \\ \searrow 0.99 \end{matrix}$$

lower boundary

a "reasonable" boundary

$$\Pi_{\text{err}} = 1 - \Pi_{\text{crit}}^{\frac{1}{N}}$$

$$E_{b_{\text{min}}} = f(N)$$

$$\Pi_{\text{err}} = f(E_b)$$

$$N_{\text{max}} \sim \frac{1}{a^2}$$

Boltzmann

Heisenberg

$$\Pi_{\text{err}} = \exp\left(-\frac{E_b}{kT}\right) + \exp\left(-\frac{2\sqrt{2m}}{\hbar} a\sqrt{E_b}\right) - \exp\left(-\frac{\hbar E_b + 2akT\sqrt{2mE_b}}{\hbar kT}\right)$$

- The maximum possible number N of binary switches in a close-packed array is inversely proportional to the square of the barrier length L (e.g. the FET gate length L_g)

$$N_{\max} \sim \frac{1}{20L_g^2} \sim 10^{10} \text{ cm}^{-2}$$

- $N=f_1(L) \leftrightarrow L=f_2(N)$

$$L_g \sim \frac{1}{\sqrt{20N}}$$

- The minimum barrier height in binary switches and therefore minimum operating voltage is a function of

$$L_g \sim \frac{1}{\sqrt{20N}}$$

- L_g (device level)
- N (system level)

$$E_{b_{\min}} = f(N)$$


for $\Pi = \Pi_{\text{crit}}$

$\Pi_{\text{crit}} = 0.99$

$L_g, \text{ nm}$	$N, \text{ cm}^{-2}$	$E_{b_{\min}}$
100	2.50E+07	0.65
50	1.00E+08	0.67
30	2.78E+08	0.69
20	6.25E+08	0.70
10	2.50E+09	0.71
9	3.09E+09	0.72
8	3.91E+09	0.72
7	5.10E+09	0.73
6	6.94E+09	0.80
5	1.00E+10	1.17
4	1.56E+10	1.90
3	2.78E+10	3.52

$$\Pi_{\text{syst}} = (1 - \Pi_{\text{err}})^N$$

- Energy – Errors dilemma







Connecting Binary Switches via Wires in 2D ($L > 2na$, N electrons)



For logic operation, a binary switch needs to control at least two other binary switches



A
Shot Noise



$L > 2na$

n - fan out

N – the number of electrons

$n=2$
 $L=4a$

$N_{\min}=5$

N	Π
1	0.06
2	0.19
3	0.33
4	0.47
5	0.58
6	0.68

$$\Pi_{C\&D} = \Pi_C \times \Pi_D = \left(1 - \left(1 - \frac{a}{L} \right)^N \right)^2$$

$$E_{sw} = 2E_b + NE_w = (N+2)k_B T \ln 2$$

F02

$$n=2 \quad L=4a$$

$$N_{min} = 5$$

$$E_{sw} = 7k_B T \ln 2$$

F04

$$n=4 \quad L=8a$$

$$N_{min} = 14$$

$$E_{sw} = 16k_B T \ln 2$$

Communication between binary switches takes more energy than information processing

N	Π
1	0.00
2	0.00
3	0.01
4	0.03
5	0.06
6	0.09
7	0.14
8	0.19
9	0.24
10	0.29
11	0.35
12	0.41
13	0.46
14	0.51
15	0.56
16	0.60
17	0.65
18	0.68



Operational reliability vs. Number of Electrons



- In interconnects, the number of electrons needs to be sufficient to guarantee successful communication between binary switches

*Typical fan out
($n=4$) for logic*

$$L=8a$$

N electrons	Operational reliability
14	50%
20	75%
42	99%

We need many electrons for reliable communication

Mark Lundstrom/Purdue:



Why do we still operate so far above the fundamental limit: Why $10^5 k_B T \ln 2$ and not $k_B T \ln 2$?

We need a significant number of electrons for branched communication between binary switches

$$E \sim N \cdot E_b = N \cdot e \cdot V_{dd}$$

$$E \sim 22 \cdot 1.6 \cdot 10^{-19} \cdot 0.7 = 2.5 \cdot 10^{-18} \text{ J} = 600 k_B T$$

Year	Node	MPU gate	N electron	$E_{bit}/k_B T$
2003	100	45	1215	5.63E+04
2004	90	37	812	3.76E+04
2005	80	32	532	2.26E+04
2006	70	28	439	1.87E+04
2007	65	25	360	1.53E+04
2008	57	22	331	1.28E+04
2009	50	20	280	1.08E+04
2010	45	18	245	9.47E+03
2012	35	14	155	5.39E+03
2013	32	13	134	4.66E+03
2015	25	10	77	2.37E+03
2016	22	9	69	2.12E+03
			40	1.07E+03
			22	6.05E+02

- In interconnects, the number of electrons needs to be sufficient to guarantee successful communication between binary switches


$$n=2 \quad L=100a$$

$$\Pi_n = \left(1 - \left(1 - \frac{a}{L} \right)^N \right)^n$$

N electrons	Operational reliability	
121	50%	$E \sim 120k_B T$
198	75%	$E \sim 200k_B T$
487	99%	$E \sim 500k_B T$


**We need to minimize the number of long lines!
Architecture Implications?**

1974



Technology:	NMOS
Feature size:	6 μm
# of transistors:	4500
Die size:	5 mm x 4 mm
Voltage:	5V, 12 V
Frequency:	2 MHz
Power:	1.5 W


2020



Technology:	CMOS
Feature size:	6 nm
# of transistors:	4500
Die size:	5 μm x 4 μm
Voltage:	~0.5 V
Frequency:	~2 MHz-1GHz
Power:	~10nW-10 μW

Device Scaling

Decrease the physical size




Functional Scaling

Increase system capability and/or application space


System Scaling

Decrease physical size of the system and increase both system capability and application space





Example:

Ultra Mobile Platform



Extreme Microsystems

Electronic cell



Generic topology of a 3D binary switch

For probability of correct communication >50%

More Fan-Out (Branching) = More Computation

$$E \sim N \cdot E_h = N \cdot e \cdot V_{dd}$$

$$E \sim 3 \cdot 1.6 \cdot 10^{-19} \cdot 0.3 = 1.4 \cdot 10^{-19} J = 35k_B T$$











Emerging Research Logic Devices

2003 ITRS PICO RD Chapter



3D

Device								
	<i>FET</i>	<i>RSFQ</i>	<i>1D structures</i>	<i>Resonant Tunneling Devices</i>	<i>SET</i>	<i>Molecular</i>	<i>QCA</i>	<i>Spin transistor</i>
Cell Size	100 nm	0.3 μm	100 nm	100 nm	40 nm	Not known	60 nm	100 nm
Density (cm ⁻²)	3E9	1E6	3E9	3E9	6E10	1E12	3E10	3E9
Switch Speed	700 GHz	1.2 THz	Not known	1 THz	1 GHz	Not known	30 MHz	700 GHz
Circuit Speed	30 GHz	250–800 GHz	30 GHz	30 GHz	1 GHz	<1 MHz	1 MHz	30 GHz
Switching Energy, J	2×10 ⁻¹⁸	>1.4×10 ⁻¹⁷	2×10 ⁻¹⁸	>2×10 ⁻¹⁸	>1.5×10 ⁻¹⁷	1.3×10 ⁻¹⁶	>1×10 ⁻¹⁸	2×10 ⁻¹⁸
Binary Throughput, GBit/ns/cm ²	86	0.4	86	86	10	N/A	0.06	86

We HAVE IDENTIFIED NO VIABLE EMERGING LOGIC TECHNOLOGIES for Information Processing beyond CMOS

- Compaction effects due to scaling can provide significant energy reduction
 - Fixed Architecture
- Alternative devices must offer size or energy benefits
 - 1D structures
 - Molecular
- Topology optimization for energy reduction
 - Quasi 1D (e.g. nanowire) components arranged in 3D structures



Additional Remarks



- Memory optimization
 - Low-Voltage Non-volatile memory to replace SRAM
 - Quasi 1D (e.g. nanowire) components

- Communication
 - CNT antennas



PIONEERS IN
COLLABORATIVE
RESEARCH®




Back-Up



$$n_{\text{max}} \sim \frac{1}{20L_g^2} \sim 10^{10} \text{ cm}^{-2}$$

$L_g \sim 5\text{nm!}$

$$N_{tr} = 10^{10} \cdot (10^{-3})^2 = 10,000$$




Intel 8080
(5000 trans)

Aggressive scaling is mandatory for μ -scale systems

In principle, the full MPU capabilities can be realized within 10 μm square if we can sustain scaling to ultimate CMOS ($\sim 5 \text{ nm}$ gate lengths)

Beyond-CMOS devices for more functionality at less device count?



$$E_{\text{bit}} \sim 2 \times 10^{-18} \text{ J/bit}$$

$$E \sim 10^{-5} \text{ J}$$

Max number of binary transitions

$$\sim 5 \times 10^{12}$$

MAXIMUM



$$n_{\max} \sim \frac{1}{20L_g^2} \sim 10^{10}\ \text{cm}^{-2}$$

$L_g \sim 5\text{nm!}$

$$N_{tr} = 10^{10} \cdot (10^{-3})^2 = 10,000$$

MINIMUM


Logic Unit must contain a minimum number of switches (e.g. transistors) if it is to do useful computation

"if one constructs the automaton (A) correctly, then any additional requirements about the automaton can be handled by sufficiently elaborated instructions. This is only true if A is sufficiently complicated, if it has reached a certain minimum of complexity" (J. von Neumann)

If we consider a one-bit MPU as the minimum useful element, then the von Neumann threshold is $\sim 150\text{-}200$ switches


~ 100 ALU ~ 100 memory

- Any electronic device contains at least one energy barrier, which controls electron flow. The barrier properties, such as height, length, and shape determine the characteristics of electronic devices.



Source: Y. Taur and T. H. Ning
 "Fundamentals of modern VLSI devices"
 Cambridge university Press 1998

Resonant Tunnel Diode



R. Compano (Ed.)
 Technology Roadmap for Nanoelectronics
 (European Communities, 2001)

Guglielmo Marconi

