

# GPU Architectures and Futures – Some thoughts

Raja Koduri CTO, Graphics, AMD

# Agenda



- A programmer view of the graphics pipeline
- Anatomy of a modern GPU
- State of the Art in GPU accelerated rendering and other computations
- Some future thoughts

# Modern graphics pipeline...






Fig 1 Courtesy of ACM Queue Mar/Apr 2008 – GPUs A closer look by Mike Houston and Kavyon Fatahalian

3



#### **Graphics Pipeline Operations** d v1+ С а p0 p0 v0 < p0 v5 v٥٠ ۰v5 ٠v2 p1 v2 >v4 v4 • p1 p1 v3 ۰v3

(A) Six vertices from the VG output stream define the scene position and orientation of their screen-space two triangles.

(B) Following VP and PG, the vertices have been transformed into positions and grouped into two triangle primitives, p0 and p1.

(C) FG samples the two primitives, producing a set of fragments corresponding to p0 and p1.

(D) FP computes the appearance of the surface at each sample location.

(E) PO updates the output image with contributions from the fragments, accounting for surface visibility. In this example, p1 is nearer to the camera than p0. As a result p0 is occluded by p1.

Fig 2 Courtesy of ACM Queue Mar/Apr 2008 – GPUs A closer look by Mike Houston and Kavyon Fatahalian

# Doom - 1993






# Doom3 - 2004







#### **Speeds and Feeds**




- Radeon 4800 series (Available June'08)
- 55 nm TSMC process
- 260 mm2 die size
- 110-160 Watts power
- 1.2 TeraFLOPS of compute
- Double precision FP support
- Under \$0.25 per GigaFLOP (including memory)
- >8 GFlops-per-watt
- >100 GB/sec memory bandwidth



# **SIMD** Core




- Each core:
  - Includes 80 scalar stream processing units in total + 16KB Local Data Share
  - Has its own control logic and runs from a shared set of threads
  - Has 4 dedicated texture units + L1 cache
  - Communicates with other SIMD cores via 16KB global data share
- New design allows texture fetch capability to scale with shader power, maintaining 4:1 ALU: TEX ratio



# **Texture Units**





L1 TC

L1 TC


L1 TC

- These are essentially the main fetch units
- Read-only caches
- Filtering and decompression are the key fixed functions

4 Texture Address Processors (40 Total)16 FP32 Texture Samplers each (160 total)4 FP32 Texture Filter Units each (40 total)

## **Render Backends**






- Depth testing and frame buffer compositing operations are done here
- R/W caches optimized for triangle rasterization based access patterns
- Compression and Decompression to save bandwidth

## **Memory controller**



- Controllers distributed around periphery of chip, adjacent to primary bandwidth consumers
- Memory tiling & 256-bit interface allows reduced latency, silicon area, and power consumption
- Hub handles relatively low bandwidth traffic
  - PCI Express, CrossFireX interconnect, UVD2, display controllers, intercommunication)





# So, what can you achieve with a modern GPU?

# State of the Art – 2k Boston BioShock





# **Recent Evolution of Rendering**



- For the last decade, real-time shading has significantly increased in quality
- Great strides in lighting and shadowing techniques
  - Normal mapping is ubiquitous in games
  - Inverse displacement mapping (such as POM) is present in the latest top graphics-rich games



Typical Production Goals for Games Now

- Cinematographic quality rendering
- Dynamic light and shadows
- MultiGPU & Multicore CPU support
- Huge game levels
- Target GPU from SM 2.0 to SM 4.0 (DirectX10)
- High Dynamic Range
- Dynamic environment (breakable)
- Developing game and engine together



# Introducing... The Froblins

15

2



# Rendering and computational elements of Froblins



- Dynamic pathfinding AI computations on GPU
- Massive crowd rendering with LOD management
- Tessellation for high quality close-ups and stable performance
- HDR lighting and post-processing effects with gamma-correct rendering
- Terrain system
- Cascade shadows for large-range environments
- Advanced global illumination system

# Dynamic and Engaging World Through AI



- Global path finding along with local avoidance and individual decisions
- Crowd movement is more stable and realistic solved on a global scale

Crowd dynamics similar to fluids Agents "flow" towards the closest goal, along the path of least resistance Froblins follow correct paths and

do not "get stuck"

# Pathfinding on GPU

Numerically solve a 2<sup>nd</sup> order PDE (partial differential equation) on GPU with iterative approach (Eikonal solver)

• Environment as a cost field

Applicable to many general algorithms and areas (Google, anyone?)



# Where Do All the Flops Go? Dynamic Character Animation Logic, Of Course



- Sophisticated animation system for froblins is managed on GPU
- Logic controlled via a complex shader 3200 instructions for each froblin
  - Really takes advantage of the high powered 800 stream processors



# **Global Illumination Using DirectX10.1**

 Complex solution to compute global illumination

With photon mapping and radiance estimation

 High quality global illumination evaluated at run time using spherical harmonics based lighting

3<sup>rd</sup> order SH lighting using FP16

260 instructions per pixel to evaluate



# Performance on ATI Radeon HD 4800



- Staggering polygon count at interactive rates (>20fps)
  - From 900 polygons -> 6K -> 1.6M at the closest tessellated level of details
  - Up to 18M triangles per frame at fast interactive rates
  - 6M-8M triangles on average at 20-25 fps
- Full high quality lighting and shadowing solution
  - Rendering all objects into multiple shadow maps more than doubles polygon count per frame
- Rendering and simulating high quality detailed 3K froblins at 22 fps on average

# **AI Performance Statistics**



- All modes render with 4X MSAA HDR and post-processing
- Simulate behavior and render > 65K agents at 30 fps
  - AI simulation for 65K agents alone 45 fps
  - Rendering and simulating 65K agents 31 fps
    Rendering 9,800,000 polygons each frame!
- Al simulation executes with high efficiency resulting in *911 billion* flops = 0.9 teraflops!

# Several challenges still exist for photorealism in real-time



- Complex environments
  - Data sets keeps exploding in size

Per-Frame	Shrek	Typical Game	(ligbt) 16an left ri
Content size	100 M polygons	200-500K polygons	A frame from the Shrek [Yee04, PDI/Dreamworks]
Animation quality	350 bones skinned on the CPU	32-40 bones skinning on GPU	
Rendering time	8000 sec a frame on a Pentium IV	0.015 sec or less a frame	

- Efficient real-time global illumination techniques
- Transparency and translucency
- Volumetric Effects and participating media effects

# **Realistic characters**





26



# **GPU Futures**


27




•Content creation pipeline acceleration is critical

•The GPU architecture evolves into a powerful content computing processor

### **The Content Pipeline**




# **GPU Focus Today**



30

# Future GPU – Accelerating the content pipeline






# • GPU is very a attractive data parallel compute process as well

•New software models necessary to leverage the compute capabilities of the GPU

# AMD Stream SDK Software Development Stack







# Future compute platform thoughts

# **Models for the Future of Computers**






Image courtesy of Delft University of Technology)

# **Multi-Core CPUs**



# **Advantages**

# Optimized for execution of sequential program

- Complex Pipelines to achieve max frequency
- Out Of Order, Super Scalar to achieve max ILP
- Branch Predictors, Speculative execution
- Register Renaming
- Large Caches optimized for low latency access

Multi-Core enables parallel multi-tasks/threads

- Improved user response
- Background task such as OS chores, virus scan, etc

# **Multi-Core CPUs**



# <u>Disadvantage</u>

Fine grain sharing of work between cores/caches

- OS Overhead spawn, communication, fork
- Finding large number of task to Multi-task is hard Embarrassing parallel apps
  - Limited Speed up (ALU & Bandwidth)
  - Limited Power/Flop advantage

# GPUs



# <u>Advantages</u>

- Optimized for structured parallel execution
  - Extensive ALU counts & Memory Bandwidth
  - Cooperative multi-threading hides latency
- Shared Instruction Resources
- Fixed function units for parallel workloads dispatch
- Extensive exploitation of Locality

# GPUs



# **Disadvantages**

Ineffective for Single threaded execution

- Divergence
  - Parallelism lost opportunity
  - Loss of efficiency
- Upload/download of data cost
- Requires large workload to fully utilize
- Small Caches are optimized for locality/throughput

# **Building Blocks - Best of Both**



# Heterogeneous Cores (Mixed CPU/GPU)

- Lowest Power & Highest Performance Solution
- Serial Single threaded Leverage Fast OOCs
- Task Parallel Leverage multi-CPU or GPU cores
- Data Parallel Leverage GPU or Application Specific Cores

# Building Blocks - Best of Both (Con'd)



# **Unified Memory Architectures**

- Remove large data copies of workload and results
  - Reduce power consumption per computation
  - Enable small job offload
- Remove OS Overhead and latency of communication
- Fast Synchronization Primitives
- Increasing capable memory systems & BW



# Development of Software often exceeds that of hardware

- Determine and implement long term solutions
- Enable highly coherent machines with heterogeneous accelerators
- Enable control of memory hierarchies for system scaling

# **Simplifying Programming Model**

- Build on emerging multi-core models
- Enable the Masses to Programming with parallel abilities
- Enable Application Specific Libraries
- Enable open standards

# **Disclaimer and Attribution**



#### DISCLAIMER

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions and typographical errors.

AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION.

AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY DIRECT, INDIRECT, SPECIAL OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

#### **ATTRIBUTION**

© 2008 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, AMD Opteron, ATI, the ATI logo, Radeon, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other names are for informational purposes only and may be trademarks of their respective owners.