Custom Sensor-Based Embedded Computing Systems

Frank Vahid Professor Dept. of Computer Science and Engineering University of California, Riverside Assoc. Director, Center for Embedded Computer Systems, UC Irvine

eBlocks project 2002-present, support provided by the National Science Foundation and Intel

Ph.D. student: Susan Lysecky (2006, now Asst. Prof. at U. Arizona); several MS and undergrad students also



The Problem

What do these problems all have in common?





A small store owner with many employees – are they in the storeroom, breakroom, or out back?

A working adult with an ageing parent at home – did she get out of bed today, is she moving around?



A homeowner who sometimes forgets to close the garage at night



Marines wishing to outfit a building to detect whether someone is inside or when someone was inside

The Problem

What do these problems all have in common?





Put motion and sound sensors throughout, small LEDs (lights) near cash register

Put motion sensors around the house, monitor from the web or cell phone - or even be notified if no motion by certain time in the morning





Place motion, heat, and sound sensors in rooms, halls, doorways

Install contact sensor and light sensor, and indicator next to the bed

Why Can't We Just Do This?







- Widely usable "Lego"-like sensors don't exist today
 - Costly, hard to use, plugged into wall...
 - But new technology makes Lego-like sensor blocks possible...

Shrinking Processor Size/Cost Enables New Solution



Shrinking Processor Size/Cost Enables New Solution – eBlocks



eBlocks

- Just connect blocks, and they work
 - <u>No</u> programming knowledge, <u>no</u> electronics knowledge





eBlocks

- Add intermediate blocks that compute and maintain state
 - Spatial programming more intuitive to non-CS people than temporal programming





What's Hard

• (1) Finding right set of building blocks



Too few – Overwhelming (too much configuration)

123456789 1	
When A is ves no OR AND B is then the output is yes	
3 5-5 4 5/2	
5: Splitter 6:	
123456789	
SuperBlock	

Frank Vahid, UC Riverside

What's Hard

(2) Making the blocks understandable

- People NOT likely to read directions
 - Those that do are unlikely to understand



В

A is yes, B is yes

A is yes, B is no A is no. B is ves A is no. B is no

ves no:

be yes when:

Α

Combine

Frank Vahid, UC Riverside

What's Hard

 (3) Batteries must last years, yet performance should appear continuous

Blocks are off 99.9% of the time

Developed theory to map eBlock events to continuous time

Developed custom CAD tool to automatically find the best block parameter settings out of the billions of possibilities

Fmilihy



eBlocks Example

- "Garage Open at Night" detector
- <10 minutes to build</p>





Plug pieces together and the system is done!



Detect garage door open c

Use Combine block to combine light sensor and contact switch into one Need to indicate garage open at night – use LED block



block

Graphical Simulator

- User specifies and tests block design
- Java-based simulator
 - User chooses between pallets
 - Blocks added by dragging
 - User is able to configure various blocks by clicking on switches
 - Connections created by drawing lines between blocks



Graphical Simulator

- User specifies and tests block design
- Java-based simulator
 - User chooses between pallets
 - Blocks added by dragging
 - User is able to configure various blocks by clicking on switches
 - Connections created by drawing lines between blocks
 - User can create, experiment, test and configure design



eBlocks and Embedded Microprocessors



And now for something completely different...

- Warp processing
 - 2001-present, supported by SRC, Intel, IBM, Freescale, Xilinx
 - Ph.D. students
 - Roman Lysecky Ph.D., June 2005, now Asst. Prof. at Univ. of Arizona
 - Greg Stitt Ph.D. June 2007, now Asst. Prof. at Univ. of Florida, Gainseville
 - Ann Gordon-Ross Ph.D. June 2007, now Asst. Prof. at Univ. of Florida, Gainseville

Circuits on FPGAs Can Sometimes Give Big Speedups



Dynamic Translation

Motivated by commercial dynamic binary translation of early 2000s



 Warp processing (Lysecky/Stitt/Vahid 2003-2007): dynamically translate binary to circuits on FPGAs



Software Binary

Mov reg3, 0 Mov reg4, 0 loop: Shl reg1, reg3, 1 Add reg5, reg2, reg1 Ld reg6, 0(reg5) Add reg4, reg4, reg6 Add reg3, reg3, 1 Beq reg3, 10, -5 Ret reg4



Software Binary















Multi-core chips – use 1 powerful core for CAD



Frank Vahid, UC Riverside

Challenge: Decompilation

- Requires aggressive decompilation to recover loops, arrays, ..., from binaries
- Results: Competitive with synthesis from C



	Synthesis from C Code				Synthesis after Decompiling Binary					
Example	Cycles	ClkFrq	Time	Area	Cycles	ClkFrq	Time	Area	%Time _{Overhead}	%Area _{Overhead}
bit_correlator	258	118	2.19	15	258	118	2.186	15	0%	0%
fir	129	125	1.03	359	129	125	1.032	371	0%	3%
udiv8	281	190	1.48	398	281	190	1.479	398	0%	0%
prewitt	64516	123	525	2690	64516	123	524.5	4250	0%	58%
mf9	258	57	4.5	1048	258	57	4.503	1048	0%	0%
moravec	195072	66	2951	680	195072	70	2791	676	-6%	-1%
								Avg:	-1%	10%

Challenge: JIT Compile to FPGA

- Developed ultra-lean CAD heuristics for synthesis, placement, <u>routing</u>, and technology mapping; simultaneously developed CAD-oriented FPGA
 - e.g., Our router (ROCR) 10x faster and 20x less memory, at cost of 30% longer critical path. Similar results for synth & placement
 - (EDAA Outstanding Dissertation Award 2006)





Experiments

- Benchmarks: Image processing, DSP, scientific computing
 - Highly parallel examples to illustrate thread warping potential
 - We created multithreaded versions
- Base architecture 4 ARM cores
 - Focus on recurring applications (embedded)
- TW: FPGA running at whatever frequency determined by synthesis



Speedup from Thread Warping



Average 130x speedup

But, FPGA uses additional area

So we also compare to systems with 8 to 64 ARM11 uPs – FPGA size = ~36 ARM11s

- 11x faster than 64-core system
- Simulation pessimistic, actual results likely better

Frank Vahid, UC Riverside

Dynamic Enables *Expandable Logic* Concept



Virtual Immersion

- eBlocks: Enables customized sensor-based system design by non-experts
 - May lead to ...? "Wood and nails of the sensor world"
 - Currently working with hearingimpaired, aging
- Warp processing (featured in this month's IEEE Computer)
 - Enables large speedups on certain applications (e.g., image processing), user can expand hardware without changing software



Warp processing dynamically and transparently transforms an executing microprocessor's binary kernels into customized field-programmable gate array (FPGA) circuits, commonly resulting in 2X to 100X speedup over executing on microprocessors. A new architecture and set of dynamic CAD tools demonstrate warp processing's potential.



ware consists of bits downloaded into a gramming languages (such as C, C++, and Java) prefabricated hardware device. Traditional FPGAs. Many such FPGA circuit compilers use profil microprocessor software bits represent ing to detect a program's kernels-that is, small region sequential instructions to be executed by a programmable microprocessor. In contrast, execution (following the well-known 90/10 rule) field-programmable gate array software bits represent map those kernels to circuits on an FPGA, leaving the