

# Scaling limits of MRAM

Han Guchang

Data Storage Institute, A\*STAR


# Why MRAM

---


	SRAM	DRAM	FLASH	MRAM	CRAM
Nonvolatile	No	No	Yes	Yes	Yes
Read speed	Fast	M*	M	Fast	Fast
Write speed	Fast	M	Slow	Fast	Fast
Density	Low	High	High	High	High
Cost	High	Low	M	Low	Low
Power consumption	Low	high	Low	Low	Low
Endurance cycles	---	---	$10^6$	$10^{14}$	$10^{12}$

MRAM is a universal memory?


# Various MRAM structures




Conventional MRAM




Toggle MRAM



TAS-MRAM




STT-MRAM (Our focus)




Racetrack memory

# Scaling issues for reading




MR-H curve of a MTJ





## Challenges

- Ultrathin barrier (~1nm for RA=3Ωμm<sup>2</sup>)
- R uniformity over wafer

# Scaling issues for field writing



Conventional - MRAM



Toggle - MRAM

## Issues for scaling

- High writing current, low density
- Large switching field distribution – sensitive to process
- Half selection issues- retention


## Alternatives

Spin Torque Transfer (STT) –MRAM

Thermally Assisted Switching (TAS) -MRAM

# Alternatives- STT-MRAM

---



## •Advantages

- Simpler structure → Lower cost
- Smaller area → Higher density
- No half selection issue

**What are the challenges?**

# STT-MRAM - Thermal stability and writeability

Low  $I_c$  for write endurance / CMOS size


$$I_c \propto \frac{M_s^2 V \alpha}{\eta} \sqrt{(N_{zz} - N_{xx}) \cdot (N_{zz} - N_{yy} + H_{ky} / M_s)}$$

Thermal stability  $E_a = K_u V$

$$K_u V = \frac{1}{2} M_s^2 V (N_{xx} - N_{yy} + H_{ky} / M_s)$$

Where  $\alpha$ =damping constant,  $\eta$ =STT efficiency


For in-plane anisotropy thin film, we have:  $N_{zz} \gg N_{xx}$ ,  $N_{zz} \gg N_{yy}$



$K_u V$ : In-plane anisotropy,  $I_c$ : Out of plane anisotropy.

High aspect ratio is required to get high stability – low density

# Perpendicular STT MRAM



$$I_c = \left( \frac{2e}{\hbar} \right) \left( \frac{2\alpha}{\eta} \right) (K_u V)$$

$$\frac{I_c}{E_a} = \text{const} .$$

## Advantages


- Scalable
- Switching current is independent of shape
- High stability and high density
- Small cell to cell interaction



# How far we can go? – Scaling limit

Current allowed by CMOS:  $I_T \sim 600 \mu\text{A}/\mu\text{m}$

Writing current  $I_c$  should be smaller than  $I_T$  for 1T1MTJ




Will density be eventually limited by CMOS technology?

# How far we can go? – Retention and writeability

For 64 Gb capacity, 10 year retention,  $K_u V = 85 k_B T$

$$I_c = 2380 \times \frac{\alpha}{\eta}$$

For  $\alpha \sim 0.01$  and  $\eta \sim 80\%$   
 $I_c \sim 30 \mu A$



## Challenges

- $I_c$  reduction without reducing  $K_u V$





Thanks !!