

# NV-Memory Elements with Gate-All-Around Transistors


Patrick Lo Guo-Qiang

**Institute of Microelectronics,  
A\*STAR, Singapore**


# Outline

- **Motivation**
  - Si-Nanowire/-Pillar Platform – Application
  - Channel Control, Density, Performance
- **Integration Feasibility**
- **Examples of NV-Memory Devices**



# Nanowire/Pillar Technology Platform & Applications




Low-Power Logic & High-Density NVM




CMOS Devices Beyond 22nm




Vertical SGT, A new paradigm





Technology Platform





$\mu$ -Chip-NW-TEG, TEC



Biosensor Array with  $\mu$ -fluidic channels




Integrated Energy Harvesting & Storage



Integrated OEIC Sensor Array

# Gate-All-Around: a Candidate for Sub-22 nm Nodes


## Electrostatics Analysis at $L_G = 10$ nm (EOT= 2 nm)



Only GAA nanowire fulfills the requirement of gate electrostatics with the condition that channel dimension  $\leq L_G$  ( $L_G/T_{si} \sim 1$ ).



→ *Devices can be scaled to sub-10 nm technology nodes!*

# Effective Scaling of Gate Dielectric




$$C_{ox}(planar) = \frac{\epsilon_{ox}}{t_{ox}},$$

$$C_{ox}(GAA) = \frac{\epsilon_{ox}}{\frac{t_{si}}{2} \ln \left( 1 + \frac{2t_{ox}}{t_{si}} \right)}$$



- $T_{ox|Electrical}$  can be  $< T_{ox|Physical}$ ;
- Reduction in EOT is possible by thinning the Si-body dimension.

# High E-Field in Tunnel Layer




(Collaboration: UOB)

**Field Enhancement is achieved with Nano-Structure**


# More Fundamental Limitation and Implication

Planar, e.g., n-MOS




Area =  $8F^2$

Horizontal Laid, e.g., n-MOSFET



Area =  $8F^2$

Vertical Stacked n-, p-MOSFET




Area =  $4F^2$

## FUNDAMENTAL BENEFIT with VERTICAL SCHEME: F: Feature size



- Device area: Shrunk by ~50% from Planar
- *If consider n- and p-MOSFET together for circuit,*
- Circuit area: Shrunk by >70%
- Speed: Improve by ~6.1x faster
- Power: Reduce by ~3.3x lower

# High-Performance & High-Density NVM


Vertical Multi-Cell Integration on



*[Vertically Stacked Cells]*





*[Gate-All-Around; nm-scale wire]*





Performance via Nano-Structure





# NV-Memory Device Performance (Horizontal)



Si-Nano-Crystals on Si<sub>3</sub>N<sub>4</sub>:  $7.5 \times 10^9 \text{ cm}^{-2}$




# Wire Diameter Impact





(Collaboration: UOB)

Field can be simply increased with narrower-diameter to Improve the P/E performance

# Impact of High- $\kappa$ Storage





PVD TaN	200 nm
ALD Al <sub>2</sub> O <sub>3</sub>	10 nm
ALD HfO <sub>2</sub>	7 nm
TEOS SiO <sub>2</sub>	5 nm



# Vertical Pillar based SONOS NVM

[Tohoku Univ./TED '05]





## Objective:

- Develop scalable high-density and high performance memory devices

## Approaches:

- Multi-cells implementation on single Pillar Vertically
- P/E field-enhancement via Surrounded Gate on nano-pillar

# Multi-bit Programmable SONOS NVM on Pillar



- P/E speed Improvement with reduced diameter (50  $\rightarrow$  20nm),
- Well distributed Programming  $V_t$ : 2-bit storage/Cell Possible,
- Good retention and Endurance.