



Physics of Double and Single Barrier Tunneling and Their Impacts on Semiconductor Memories

Prof. Pinaki Mazumder,
Univ. of Michigan

Program Director
Emerging Models & Technologies
CISE Directorate
National Science Foundation



NSF@VA

CSE-UM@MI



Beyond a Compatible & Viable Solution: #1

Physics behind DB Quantum Tunneling



Time-independent effective mass Schrodinger Equation

$$\left[-\frac{\hbar^2}{2} \nabla \left(\frac{1}{m^*} \nabla \right) + V(\vec{r}) \right] \psi_n(\vec{r}) = [E(\vec{k}) - E_n(0)] \psi_n(\vec{r})$$

Device Current Density:



$$J_{tot} = -q \hbar \sum_k W(k)$$

$$I_m = \left[\psi_i^*(x) \frac{1}{m^*(x)} \frac{\partial \psi_i(x)}{\partial x} \right] \Delta x$$

$$J_{tot} = \frac{q m^* k_B T}{2 \pi^2 \hbar^3} \int_{E_c}^{\infty} T(E_x) dE_x$$

$$\log \left[\frac{1 + \exp\left(\frac{E_F - E_x}{k_B T}\right)}{1 + \exp\left(\frac{E_F - E_x - qV_A}{k_B T}\right)} \right] dE_x$$

$$T(E) = \frac{\left(\frac{F}{2}\right)^2}{[E - (E_c - eV/2)]^2 + \left(\frac{F}{2}\right)^2}$$



Self-consistent Poisson-Schrodinger Eqns. Solver Developed

cn.edu/~degun

Proceedings of IEEE, Apr. 98,



Recipe Contest for Si-based RTDs / TDs

Si	Al	Si	Al	Si	Al
Si	Si	Si	Si	Si	Si
Si	Al	Si	Al	Si	Al
Si	Si	Si	Si	Si	Si
Si	Al	Si	Al	Si	Al
Si	Si	Si	Si	Si	Si
Si	Al	Si	Al	Si	Al
Si	Si	Si	Si	Si	Si

Si	Si	Si	Si
Si	Al	Si	Al
Si	Si	Si	Si
Si	Al	Si	Al



DARPA Ultra Program

Analysis of TSRAM Circuit



Analysis of TSRAM (van der Waag et. al. IEDM 96) for:

- ◇ Standby
- ◇ Read/Write
- ◇ Stability
- ◇ Access time
- ◇ Power





- No periodic refresh required
- Reduced stand-by power
- Reduction in cell storage capacitor


Refresh Current	Conventional	Auto Refresh	UMckt1	TSRAM	TSRAMJMckt2
	3.6 μA	115 fA	44 fA	50/k ₁ fA	19/k ₂ fA

$$\eta = \frac{P_{\text{TSRAM}}^{\text{Avg}}}{P_{\text{DRAM}}} = \frac{\left(\frac{1}{\delta} + \frac{1}{\text{PVCr} - 1}\right)}{\delta \cdot \left(1 + \frac{C_{\text{bit}}}{C_0}\right)} \cdot \frac{1}{1 - \frac{C_{\text{bit}}}{C_0} \frac{2V_r}{V_{DD} - 2V_r}}$$

QMOS Sense Amplifier



- 31% higher sensing speed than CMOS (@PVR=10)
- Lower power-delay product (@PVR>10)
- Smaller area



T. Ueymura and P. Mazumder, "Design and Analysis of Resonant-Tunneling-Diode (RTD) Based High Performance Memory System," *IEICE Trans. on Electronics* Vol. E82-C, No. 9, Sept. 1999.






TUNNELING RANDOM-ACCESS MEMORY OPERATION MICROSTATES

TABLE I
PARAMETERS FOR WRITE '1' OPERATION

	State Transition
$Q^0 \rightarrow W^0$	$A + M_1 + \beta V_{DD}$
$Q^1 \rightarrow B^1$	$A + M_1 + \beta V_{DD} + \alpha \left(\frac{V_{DD} - V_{th}}{V_{DD}} \right)$
$Q^2 \rightarrow C^2$	$A + \beta V_{DD} + \alpha \left(\frac{V_{DD} - V_{th}}{V_{DD}} \right) + \alpha \left(\frac{V_{DD} - V_{th}}{V_{DD}} \right)$
$Q^3 \rightarrow M^3$	$A + \beta V_{DD} + \frac{M_1}{C_1}$
Q^4	$B + \frac{M_1}{C_1}$
Q^5	$B + \frac{M_1}{C_1}$

TABLE II
PARAMETERS FOR WRITE '0' OPERATION

	State Transition
$Q^0 \rightarrow W^0$	$A + M_1 + \beta V_{DD}$
$Q^1 \rightarrow B^1$	$A + M_1 + \beta V_{DD}$
$Q^2 \rightarrow C^2$	$A + M_1 + \beta V_{DD} + \alpha \left(\frac{V_{DD} - V_{th}}{V_{DD}} \right)$
$Q^3 \rightarrow M^3$	$A + \beta V_{DD} + \frac{M_1}{C_1}$
Q^4	$B + \frac{M_1}{C_1}$
Q^5	$B + \frac{M_1}{C_1}$



COMPARISON OF QC FOR TRAM & DRAM

H. Zhang, P. Mazumder, L. Ding, and K. Yang, "Performance Modeling of Resonant Tunneling Based Random Access Memories," *IEEE Transactions on Nanotechnology*, July 2005, pp. 472-480.




Fig. 7. Critical charge effects on write '0' and write '1' operations. (Left) write '0' operation. (Right) write '1' operation.


TABLE III
CRITICAL CHARGE COMPARISONS OF TRAM AND CONVENTIONAL DRAM.

$C_{crit} (fF)$	DRAM (Q_c / fC)						TRAM (Q_c / fC)									
	150		200		250		$Q_{c1} (fC)$		$Q_{c2} (fC)$		$Q_{c3} (fC)$					
$C_g (fF)$	$\Delta V_{crit} (mV)$	$\Delta V_{crit} (mV)$	$\Delta V_{crit} (mV)$	$\Delta V_{crit} (mV)$	$\Delta V_{crit} (mV)$	$\Delta V_{crit} (mV)$	50	60	70	50	60	70				
25	11.5	9.5	7.8	8.8	6.5	4.3	6.2	3.5	0.8	17.1	17.0	17.0	144	14.4	14.5	17.8
30	15.0	13.2	11.4	12.5	10.2	7.9	10.0	7.2	4.4	20.5	20.5	20.4	172	17.3	17.3	21.4
35	18.8	16.9	15.1	16.3	13.9	11.6	13.8	10.9	8.1	24.0	23.9	23.8	201	20.1	20.2	24.9
40	22.5	20.6	18.7	21.0	17.6	15.2	17.5	14.6	11.7	27.4	27.3	27.2	229	23.0	23.1	28.3


150%--200% SER Improvement

QMOS Edge Triggered Flip-Flop Circuits


Positive Edge DFF



Positive Edge SDFP




Positive Edge TFF



Key Features

QMOS Edge Triggered Flip-Flops



Key Features

- Smaller circuit and routing area
- Lower voltage operation possible with QMOS than purely CMOS, i.e. reduced power dissipation
- QMOS uses an RTD latch for storage unlike dynamic storage in TSPC CMOS implying better noise immunity

Improvement of Speed ($\times 2.7$) and Noise Margin ($\times 300\%$) of True Single Phase Clocked (TSPC) Flip-Flop.



0.35 μm	CMOS	QMOS
Area (normalized)	1	0.75
Setup time (ns)	0.1	0.05
Hold time (ns)	0.2	0.09
Rise time (ns)	0.2	0.09
Fall time (ns)	0.12	0.05
Max Speed (GHz)	2.5	6.6
Power (μW)	129	34
Power-delay (fJ)	81	17

S. Kulkarni and P. Mazumder, "Edge Triggered Flip-Flop Circuit Based on Resonant-Tunneling Diodes and MOSFETs," *European Conference on Circuits: Theory and Design*, Aug. 2001.


US Patent No. 6,323,709




CMOS Rad-Hard and Noise-Resistant Domino Logic Circuits



L. Ding and P. Mazumder, "Noise-Tolerant Quantum MOS Circuits Using Resonant Tunneling Devices," *IEEE Trans. on Nanotechnology*, Mar. 2004, pp. 134-146.



US Patent No. 7,088,143





L. Ding and P. Mazumder, "On Circuit techniques to Improve Noise Immunity of CMOS Dynamic Logic," *IEEE Trans. on VLSI Systems*, Vol. 12, No. 9, pp. 910-25, Sept. 2004.

TOPIC


Single Barrier Tunneling

#2

The device consists of Ag/a-Si/p+doped Si switches,





Thin-film Metal-Insulator-Metal (MIM) nanostructures



Fab: Prof. Wei Lu
 Quantum Tunneling Thru Single Barrier
 U of Michigan - NDR Group



UNRAVELLING THE IONIC TRANSPORT AT NANOSCALE



$$T(\Delta E) = e^{-2\gamma} = e^{-(2\sqrt{2m_{Ag}}\Delta d)/\hbar} = \text{Transmission Prob.}$$

$$J(V) = \frac{qm^*}{2\pi^2\hbar^3} \int_{-\infty}^{\infty} [f(E) - f(E+qV)] dE \times T(\Delta E)$$


$$\propto (D.O.S.) \times T(\Delta E) \times \ln \left[\frac{1 + \exp(E_F - E)/kT}{1 + \exp(E_F - E - qV)/kT} \right]$$

if $V = 3.0V \Rightarrow t = \sqrt{\frac{2m_{Ag}\Delta d^2}{qV}} \cong 7.1ps \ll \text{dwell time}$



Switching Behavior



- Conventional M/a-Si/M devices require high voltage (>15V) forming process
- No necessity of high voltage forming process for M/a-Si/p-Si device
- Very high device yield (~99%)
- The switching is very sharp and high
- On/Off ratio $R_{off}/R_{on} \sim 10^3 \sim 10^7$





Pinaki Mazumder
 U of Michigan - NDR Group



High Density a-Si Based Nano-Crossbar



1kb crossbar array fabbed at the UoM




Collaboration: Prof. Wei Lu

Pinaki Mazumder
 U of Michigan - NDR Group



Analog a-Si Memristors


- Uniform motion of the conducting front – analog switching (memristor)
- Creation of uniform conducting front by co-sputtering of a-Si & metal



sputtered a-Si only
co-sputtered Si & Ag (-20nm)
mixture ratio (rough # of atoms), gradual change
i.e. Si : Ag = 20: 1 (bottom) → 10: 1 (top)
sputtered a-Si only

DARPA SYNAPSE PROJECT WITH HRL LABORATORIES

- Incremental conductance change
- Conductance \propto total charge through the device
- Highest process temperature < 260°C



Pinkal Mazumder
U of Michigan – NDR Group




Spike Timing Dependence


Post Neuron Spikes then Pre Neuron Spikes (LTD)

One Frame Afterwards

Two Frames Afterwards




Longer duration across synapse




Shorter duration across synapse

Pinkal Mazumder
U of Michigan – NDR Group




Ack: MSU



TOPIC



#3

High K Dielectric Material Study for FETs and NV Flash




$$\frac{\partial^2 V(y)}{\partial y^2} = -\frac{q}{\epsilon(y)} [N_D(y) - N_A(y) - n(y) + p(y)] \quad (1)$$

$$-\frac{\hbar^2}{2} \frac{\partial}{\partial y} \left(\frac{1}{m^*(y)} \frac{\partial \psi(y)}{\partial y} \right) + E_C(y) \psi(y) = E \psi(y) \quad (2)$$



J. P. Sun, W. Wang, N. Gu and P. Mazumder, "Gate Current and Capacitance Models of Nanoscale MOSFETs," *IEEE Transactions on Electron Devices*, vol. ED-53, no. 12, Dec. 2006, pp. 2950-57.





HfSiON Gate provides High Thermal Stability, Good Interface Property Requirement: I-RET < $10E-16 A/Cm^2$ & I-PROG > $10E-2 A/Cm^2$ is satisfied by Curves 2 and 3 Only → N content 20%-30%


TOPIC



Mazumder's Books on Semiconductor Memories



Circuit Techniques	Test Algorithms	Error Correction	Self Repair	Compiler
<ul style="list-style-type: none"> DFT for DRAM <i>TC-89</i> DFT for CAM <i>TCAD-88</i> DFT for random test <i>JETTA-92</i> BIST for RAM <i>TIE-89</i> ASIC for memory testing <i>JSSC-91</i> 	<ul style="list-style-type: none"> Parallel PSF <i>DAC-87, ITC-87</i> Parallel parametric tests <i>JSSC-89</i> Parallel stress tests <i>JETTA-94</i> Tests for device-related faults <i>TCAD-93</i> Board-level test <i>JETTA-2000</i> 	<ul style="list-style-type: none"> Double-bit ECC <i>JSSC-92</i> Parallel signature analyzer based ECC <i>JSSC-93</i> Projective geometric code <i>TC-93</i> Radiation study Reliability analysis 	<ul style="list-style-type: none"> Pseudo-analog adaptive circuits for self-repair <i>TCAD-98</i> Digital adaptive circuits for self-repair <i>TCAD-93</i> Generalized adaptive self-repair circuit techniques <i>TCAD-92, 93</i> 	<ul style="list-style-type: none"> RAM compiler - Self-testing - Self-repair <i>EDAC-99</i> ROM compiler - Self-testing - Self-repair <i>ICCD-99 VLSI-99</i>



Mazumder's Books

RAM Research Overview

Circuit Techniques	Test Algorithms	Error Correction	Self Repair	Compiler
<ul style="list-style-type: none"> • DFT for DRAM <i>TC-89</i> • DFT for CAM <i>TCAD-88</i> • DFT for random test <i>JETTA-92</i> • BIST for RAM <i>TIE-89</i> • ASIC for memory testing <i>JSSC-91</i> 	<ul style="list-style-type: none"> • Parallel PSF <i>DAC-87, ITC-87</i> • Parallel parametric tests <i>JSSC-89</i> • Parallel stress tests <i>JETTA-94</i> • Tests for device-related faults <i>TCAD-93</i> • Board-level test <i>JETTA-2000</i> 	<ul style="list-style-type: none"> • Double-bit ECC <i>JSSC-92</i> • Parallel signature analyzer based ECC <i>JSSC-93</i> • Projective geometric code <i>TC-93</i> • Radiation study • Reliability analysis 	<ul style="list-style-type: none"> • Pseudo-analog adaptive circuits for self-repair <i>TCAD-96</i> • Digital adaptive circuits for self-repair <i>TCAD-93</i> • Generalized adaptive self-repair circuit techniques <i>TCAD-92,93</i> 	<ul style="list-style-type: none"> • RAM compiler <ul style="list-style-type: none"> - Self-testing - Self-repair <i>EDAC-99</i> • ROM compiler <ul style="list-style-type: none"> - Self-testing - Self-repair <i>ICCD-99</i> <i>VLSIJ-99</i>



Books written by P. Mazumder

- ◆ Testing and Testable Design of High-Density RAM, 1996
- ◆ Fault Tolerance of RAM, 2000
- ◆ Circuit Techniques for DRAMs (under preparation)

