

Performance Projections for Nanomechanical Memory


Shunri ODA

**Quantum Nanoelectronics Research Center
Tokyo Institute of Technology and SORST JST**



Collaborators:

T. Nagami, H. MIZUTA*, Y. TSUCHIYA*

Tokyo Institute of Technology , University of Southampton*




CNT based NEMS mamory




Rueckes et al, Science 2000

Si-based bistable FG nonvolatile NEMS memory




Advantages


- No charge tunneling via gate oxide
- High-speed write/erase operation
- Compatibility with conventional Si process






stable state 1



stable state 2



NEMS memory: Operation principle



Write/Erase (switching)


Apply positive or negative gate voltage.



FG moves upward or downward by electrostatic force

Read state


Difference of distance between FG and substrate causes threshold voltage shift.



Test beam structure fabrication




SEM image of a beam







Naturally upward-bent bridge structure observed

→ Release of stress at Si/SiO₂ interface after undercut





Electrical switching of the beam




Mechanical bistability of a self-buckling beam

Fabrication of FG with SiNDs



Diameter < 10 nm & dispersion ± 1 nm





T. Ifuku *et al.*, Jpn. J. Appl. Phys. 36, 4031 (1997)



VHF pulsed plasma process: nc-Si dot deposition

Fabrication of FG with SiNDs

TEM image of a nc-Si dot




As deposited




Assembled



FG charge initialization




SiNDs





$$\sigma \sim 2 \times 10^{11} \text{ cm}^{-2}$$



Fabrication of FG with SiNDs




Fabrication of FG with SiNDs





2D simulation of NEMS memory


Finite element method multiphysics simulation

Structural mechanics + Electrostatics + Drift-diffusion




 SiO₂ (70 GPa)

 Si (170 GPa)

 Metal (140 GPa)


Stored charge density
-0.096 [C/cm³]




Calculating floating gate displacement
and drain current characteristics

$$J = (-qn\mu_n \nabla \psi + qD_n \nabla n) + (-qp\mu_p \nabla \psi - qD_p \nabla p)$$



Steady state analysis of NEMS memory



Upward bent state (ON)




Downward bent state (OFF)





Floating gate can be switched by applying gate voltage.

Drain current changes by position of floating gate.

Simulated structures




Beam displacement and drain current characteristics



Floating gate length

— 50nm — 100nm — 250nm — 500nm — 1000nm — 1500nm

Memory property changes by scaling





Switching voltage decreases with size reduction.

Current ratio is maintained $10^5 \sim 10^6$ until $L = 100$ nm.

Transient response and switching time

Applying pulse voltage and calculating switching response

(Assuming ideal damping factor for each structure)



Switching time decreases with size reduction.

Switching time 7 ns @ L100 nm, V_g 2.8 V

Estimation of energy consumption

Estimating energy consumption from total energy

$$E_{sum} = E_m + E_k + E_d + E_e + E_R$$

Mechanical energy

$$E_m = \int_V \frac{1}{2} \boldsymbol{\varepsilon} \cdot \boldsymbol{\sigma} dV = W \times \int_S \frac{1}{2} \boldsymbol{\varepsilon} \cdot \boldsymbol{\sigma} dS$$

$\boldsymbol{\sigma}$: stress $\boldsymbol{\varepsilon}$: strain

Kinetic energy

$$E_k = \int_V \frac{1}{2} \rho \mathbf{v}^2 dV = W \times \int_S \frac{1}{2} \rho \mathbf{v}^2 dS$$

Electrostatic energy

$$E_e = \int_V \frac{1}{2} \mathbf{E} \cdot \mathbf{D} dV = W \times \int_S \frac{1}{2} \mathbf{E} \cdot \mathbf{D} dS$$

Damping loss

$$\begin{aligned} E_d &= \int_V \int_0^t \mathbf{F}_d \cdot \mathbf{v} dt dV \\ &= W \times \int_S \int_0^t \left(\alpha \rho \mathbf{v}^2 + \beta \frac{\partial \boldsymbol{\sigma}}{\partial t} \cdot \frac{\partial \boldsymbol{\varepsilon}}{\partial t} \right) dt dS \end{aligned}$$

α : mass damping factor


β : stiffness damping factor

Charging loss

$$E_R = E_e(t) - E_e(0)$$

Switching energy variation by scaling


V_g 6.7 V step voltage ($L = 1 \mu\text{m}$)



— Displacement
 — E_m — E_k — E_d — E_e, E_R — E_{sum}

$E(t=0)$

E_m : 31.5 fJ, E_e : 0.73 fJ, E_k, E_d, E_R : 0 fJ



Size reduction



Low energy consumption
 (0.07 fJ? @ L100nm)

Conclusion

- We have performed numerical simulation of NEMS memory devices featuring mechanical bi-stability as a memory node.
- Memory performances enhance with decreasing suspended floating gate length L from 1000nm to 100nm, where switching voltage of 2.5V, switching speed of 15ns, and switching energy of 0.2fJ are projected.
- However, at 50nm, memory window collapses in this device structure. Although not suitable for ultra large scale integration, the fast and ultra low power NEMS memory, which does not require current flow for switching, may find suitable application in mobile terminals.
- Alternative structure, e.g., CNT, may extend scalability.