

**A-STAR/SRC/NSF Memory Forum – Singapore**

**Panel VI: Needs and Models for Collaborative Research**

# **Research Priorities/Needs**

**Gurtej Sandhu**

**Director, Advanced Technology Development**



©2009 Micron Technologies, Inc. All rights reserved. Products are warranted only to meet Micron's production data sheet specifications. Information, products, and/or specifications are subject to change without notice. All information is provided on an "AS IS" basis without warranties of any kind. Dates are estimates only. Drawings are not to scale. Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

November 09

Company Confidential | ©2009 Micron Technology, Inc. | 1

## Panel VI: Needs and Models for Collaborative Research

### Background

There are many successful examples of collaborative research by semiconductor industry. What model would work best for the memory industry?

### Discussion

Please identify **drivers** for research collaboration in emerging memory technologies  
e.g. application landscape

Please identify **barriers** to research collaboration in emerging memory technologies.

What are promising areas for path-finding research in future memory technologies via an inter-regional industry-government-university collaboration?

What principles should a collaborative model embrace?

How should the research be implemented?

What are the appropriate roles of industry, academia, and government organizations in the conduct of the research?

What mechanisms should be used to develop research goals and to ensure program focus?

How can intellectual property rights be shared among research performers/program sponsors?

How can program agility with respect to emerging research opportunities be maintained?

For example, can collaborative research be performed without the need to build and own a state-of-the-art fabrication facility?

How can management overhead costs be controlled and minimized?

What mechanisms should be put in place to enable transfer of knowledge and 'know-how' to the sponsors?


How important is the production of highly-trained graduate students in a collaborative memory research program?

# Emerging Memory Research Collaboration - Drivers

- Drivers
  - ▶ End of the roadmap scaling limits for DRAM/Flash
  - ▶ Applications landscape
    - Socket level chip replacement unlikely
    - Application specific solutions likely to be required
  - ▶ Market participation is Global
  
  - ▶ To many options, too little time (and \$\$)

# Alternate Storage Mechanisms

- Moving Atoms
  - ▶ PCM, RRAM (Filament, Metal Oxide), FeRAM, CNT, Molecular....
- Moving Spins
  - ▶ MRAM, STTRAM, Racetrack...












# Emerging Memory Research Collaboration - Barriers

- Barriers
  - ▶ Standards
    - Performance metrics and requirements
    - Communication interfaces to CPU
    - Applications specifications
  - ▶ IP
    - Commodity memory is a low margins business
  - ▶ Competitive Landscape
    - Level playing field


# Research Priorities/Needs

- Potential benefits from research collaboration
  - ▶ Resource/expertise sharing
  - ▶ Standardized performance characterization methodology
  - ▶ Guide research with consolidated success metrics
- Requirements
  - ▶ Fast paced learning
  - ▶ Materials screening, device level data at scale of interest
  - ▶ Comprehensive approach to address all aspects of memory technology performance

# Emerging Memory Technologies

Storage Mechanism	Present Day Baseline Technologies (taken from ITRS 2005 Edition)		Nanowire Memory (C. Zhou)	Single Electron Memory (J. Liu)	Hybrid Memory (Y. Yang & C. Ozkan)	Phase – Change RAM (Y.H.Xie)	Polymer Memory (R.Kaner & Y. Yang)	Molecular Memory (F. Stoddart & W. Goddard)	Spin Memory (K.W. Kim)
									
Device Type, Material Used	Standalone DRAM (2005) 80nm node	NOR Flash - (2005) 130nm node	Nanowires; In <sub>2</sub> O <sub>3</sub> , Si with redox active molecules	floating gate using CoSi <sub>2</sub> /Si hetero-nanocrystals	protein virus nanowires with platinum nanoparticles & quantum dots	GeSbTe templated self-assembled PS-PI block copoly.	polyaniline nanowires with Au nanoparticles	rotaxanes or catenanes	spin state variable using high temp DMS
Read Time	<b>(&lt;15ns)</b>	<b>(14ns)</b>	<80 ns	<80 ns	~1μs	<50ns	~25 ns	~ns	<b>&lt; 10ns</b>
Write Time	<b>(&lt;15ns)</b>	<b>(1 μs)</b>	<b>(~ 30 ns )</b>	<b>(~100 μs)</b>	~1μs	<b>(&lt;50ns)*</b>	~25 ns	~μs	~1 ns
Retention Time	<b>(64 ms)</b>	>10 years	<b>(600 hours)</b>	10-20 years	<b>(days)</b>	>10 years	<b>(months)</b>	<b>(minutes)</b>	>years
Write/Erase Cycles	infinite	<b>(&gt;100,000)</b>	<b>(&gt; 20,000)</b>	<b>(100,000)</b>	<b>(400)</b>	~ 10 <sup>11</sup>	<b>&gt;100,000 (~4,000)</b>	<b>(&lt;35)</b>	> 100,000
On/Off Ratio	<b>(&lt; 10,000)</b>	<b>(&lt; 10,000)</b>	<b>(~ 10,000)</b>	<b>(~10<sup>4</sup> -10<sup>5</sup>)</b>	<10,000 (~ 1000)	>100	<b>(~ 10,000)</b>	<b>(~ 2-11)</b>	unknown
<sup>1a)</sup> Scalability cell size in μm <sup>2</sup>	32nm node 6F <sup>2</sup> = 0.0061 (year 2013)	45nm node 10F <sup>2</sup> =0.021 (year 2010)	<0.0001μm <sup>2</sup>	<b>(1μm<sup>2</sup>) &lt; 0.0011μm<sup>2</sup></b>	<b>(0.01μm<sup>2</sup>) &lt;0.0001μm<sup>2</sup></b>	<b>(0.06μm<sup>2</sup>)* ~0.04μm<sup>2</sup></b>	<b>(0.04μm<sup>2</sup>) &lt;0.0001μm<sup>2</sup></b>	<b>(0.0002μm<sup>2</sup>) &lt;0.0001μm<sup>2</sup></b>	<0.0001μm <sup>2</sup>
Limiting Factor	High-k material	Oxide thickness	redox molecule stability & self assembly variability	<b>dot density fluctuation</b>	variability of metal particle size & density	<b>density-limited by thermal proximity effect</b>	size and fluctuation of metal particles	<b>molecule stability and variability</b>	curie temp of DMS
General Advantages	High Density, Economy	Non-volatile	low cost, flexible, High density	high density, CMOS compatible	low cost, high density, bio compatible	non-volatile, stable, scalable	low cost, high density, fast	ultra high density	high density, low power, scalable
Challenges	scaling, gate leakage, capacitor formation	scaling, oxide thickness, power dissipation	integration and material stability	dot density fluctuation, scaling	material stability integration, scaling	large write current, new materials and process	material stability, integration, temp influence	speed, stability, on/off ratio, temp influence	material, high curie temp
Fabrication Technique	Lithography	Lithography	lithography and self-assembly	lithography and self-assembly	self-assembly, wet synthesis	templated and lithography	self assembly, wet synthesis	litho & self-assembly	lithography

# Memory Technology Development



**IDM perspective**



# Memory IC - Ecosystem

