



Variability Prediction via TCAD Tools *(Physical Variability Simulation)*

A. Asenov

James Watt Professor of Electrical Engineering

Device Modelling Group

University of Glasgow

www.elec.gla.ac.uk/groups/dev_mo







CEO  Gold Standard Simulation, Ltd.

Staff



University
of Glasgow




Summary

- Background
- Statistical variability
- Statistical reliability
- Statistical compact models
- Conclusions

Summary

- Background
- Statistical variability
- Statistical reliability
- Statistical compact models
- Conclusions


Variability classification



Variability in 65 nm (L=60 nm, W=140 nm)



University
of Glasgow



- 0.551-0.555
- 0.547-0.551
- 0.543-0.547
- 0.539-0.543
- 0.535-0.539
- 0.531-0.535
- 0.527-0.531
- 0.523-0.527
- 0.519-0.523
- 0.515-0.519




T. Hiramoto (Tokyo Univ)

Variability in 65 nm (L=60 nm, W=140 nm)




University of Glasgow



Original distribution data

Systematic components

Random components






OPC and strain related variability

65 nm example Synopsys (SISPAD 06)






University of Glasgow



Strain induced variability





After W. Fichtner




Statistical variability




University
of Glasgow



Random dopants



Polysilicon/high-k
Granularity




Line edge roughness




The most comprehensive technology available



University of Glasgow





RDD+LER+PSG
Compact models



Hierarchical statistical simulation and verification



University of Glasgow



Performance/power/yield trade off is a necessity



University
of Glasgow




Summary

- Background
- **Statistical variability**
- Statistical reliability
- Statistical compact models
- Conclusions



Glasgow statistical 3D simulation tools

- Drift-Diffusion (DD) with quantum corrections.
- Ensemble Monte Carlo (MC) with *ab-initio* impurity scattering.
- Non-Equilibrium Green's Functions (NEGF).







Enabled by the power of cluster and grid computing

Variability in 45 nm LP transistors




University
of Glasgow




In collaboration with ST Microelectronics

Good agreement with measurements





	<i>n</i> -channel MOSFET		<i>p</i> -channel MOSFET	
	σV_T [mV] ($V_{DS}=0.05$ V)	σV_T [mV] ($V_{DS}=1.1$ V)	σV_T [mV] ($V_{DS}=0.05$ V)	σV_T [mV] ($V_{DS}=1.1$ V)
RDD	50	52	51	54
LER	20	33	13	22
PSG	30	26	-	-
Combined	62	69	53	59
Experimental	62	67	54	57


Potential distributions



Combined variability in bulk MOSFETs



t_{ox} scales according to ITRS








t_{ox} remains constant





Transport (scattering) related variability



University
of Glasgow



The impact of the transport related variability



35 nm MOSFET




Bulk MOSFETs are here to stay longer: But they will be longer too

Physical gate length in past ITRS was too aggressive.

The dissociation from commercial product prediction will be adjusted.

Physical gate length of High-Performance logic will shift by 3-5 yrs.

Correspond to
45nm 32nm 22nm Logic CMOS





$$\sigma V_T \approx \frac{EOT \times N_D^{0.4}}{\sqrt{LW}}$$

SRAM on a relaxed scaling path

Intel on 45 nm node:
Logic gate pitch is 160 nm
Logic gate length is 35 nm
SRAM cell area is $0.346 \mu\text{m}^2$

Intel on 32 nm node:
Logic gate pitch is 112.5 nm
Logic gate length is 30 nm
SRAM cell area is $0.172 \mu\text{m}^2$



Same scale


Gate length @SRAM is almost twice as big as in logic

There's almost no SRAM channel length scaling from 45nm to 32nm

ITRS variability reduction scenarios in



University of Glasgow





$$\sigma V_T \approx \frac{EOT \times N_D^{0.4}}{\sqrt{LW}}$$




Metal gate granularity (MGG)

Cooper






$$\Phi_{111}(L) > \Phi_{100}(M) > \Phi_{110}(H)$$

Different surface density at different orientations





H. Dadgour et al.

Metal gate granularity (MGG)




Metal gate granularity (MGG)




Brown et al.




32 nm high-k/metal gate MOSFET



IBM 32 nm
(IEDM'09)




W=L=



REALITY

Variability in high-k/metal gate MOSFETs




Combined with different MGG size




SOI and DG variability

32 nm FD SOI



22 nm DG







	32nm σV_T (mV)		22nm σV_T (mV)	
	V_{ds} (50mV)	V_{ds} (1.0V)	V_{ds} (50mV)	V_{ds} (1.0V)
RDD	5.3	6.1	6.4	8.1
LER	3.3	8.6	5.8	13
Trap (1e11)	11	11	5.1	4.8
Combined (1e11)	13	15	10	16


Summary

- Background
- Statistical variability
- **Statistical reliability**
- Statistical compact models
- Conclusions

Statistical reliability: electrostatics




Threshold voltage variability increases with NBTI



Trapping produces 'anomalously' large Threshold voltage shifts




University
of Glasgow



The reason for 'anomalously' large threshold voltage shifts




University
of Glasgow




SOI and DG variability

32 nm FD SOI



22 nm DG



	32nm σV_T (mV)		22nm σV_T (mV)	
	V_{ds} (50mV)	V_{ds} (1.0V)	V_{ds} (50mV)	V_{ds} (1.0V)
RDD	5.3	6.1	6.4	8.1
LER	3.3	8.6	5.8	13
Trap (1e11)	11	11	5.1	4.8
Trap (5e11)	24	25	13	12
Trap (1e12)	36	37	18	17
Combined (1e11)	13	15	10	16
Combined (5e11)	25	27	16	19
Combined (1e12)	37	38	20	23







University
of Glasgow

Summary




- Background
- Statistical variability
- Statistical reliability
- **Statistical compact models**
- Conclusions



Test bed 35 nm MOSFET





Two stage parameter extraction



200 microscopically different transistors




BSIM parameter selection



Number of parameters	Average RMS fitting error(%)		Maximum RMS fitting error(%)		Standard Deviation	
	BSIM	PSP	BSIM	PSP	BSIM	PSP
1	16.8	16.5	30.1	27.8	4.3	4.23
2	10.5	11.8	22.5	24.6	3.5	3.93
3	8.5	9.1	21.5	21.9	4.1	2.96
4	3.99	5.44	9.75	13.9	1.4	2.22
5	2.85	2.59	6.75	8.2	1.15	1.25
6	1.56	1.58	3.6	5.2	0.6	0.63
7	1.16	1.32	2.8	3.6	0.45	0.59





Statistical compact model parameter correlations



Deviation from Normal distribution






University
of Glasgow



Naïve approach vs. PCA






University of Glasgow







STDV error
PCI - 15%
Naïve - 85%




Statistical Nonlinear Power Method (NPM)



Statistical vs. Global Corners



Performance/power/yield trade off



Correlated process variability +
3 different level of statistical variability





University
of Glasgow

Summary

- Background
- Statistical variability
- Statistical reliability
- Statistical compact models
- **Conclusions**



Conclusions

- ❑ Statistical variability has to be taken very seriously at 32 nm technology generation.
- ❑ Statistical reliability, enhanced by statistical variability is becoming an important issue.
- ❑ Statistical compact model techniques are necessary to support statistical design.
- ❑ Best practices for statistical compact modeling need to be established.