

# Predictive Variability Modeling and Design Implications

---



**Yu (Kevin) Cao**

Nanoscale Integration and Modeling Group (NIMO), ASU


# Predictive Variability Modeling

- **Process Variations in Light of Scaling**
- **Intrinsic and Manufacturing Variations**
- **Future Modeling Needs and Promises**

# Predictive Variability Modeling

- **Process Variations in Light of Scaling**
- Intrinsic and Manufacturing Variations
- Future Modeling Needs and Promises

# Approaching Physical Limits




- Many secondary effects are now critical: leakage, variations, reliability, manufacturability, ...

[S. Thompson, U. Florida]

# Increased Reliability Concerns


- An inevitable result of aggressive scaling
  - No convenient solution from CMOS technology!



[M. Kole, BMAS 2007]

# Intrinsic Variations


- Limited by fundamental physics; **random** in nature
- Representing the lower bound of variations




- RDF, RTN, LER, T<sub>ox</sub> fluctuation, and their **interactions!**
- Approach: joint TCAD and compact modeling

# Process Induced Variations


- Induced by the manufacturing process; “**systematic**”




**Stress**




**NRG**




**HK/MG**



**RTA**



**WPE**





**BEOL**

- Usually exhibit layout pattern dependence
- Approach: Compact modeling and in-situ characterization under various process and design conditions

# Temporal Degradation (Aging)

- Stressed by circuit operation; “**systematic**”




- Depends on technology and operation conditions
- Approach: Compact modeling and in-situ characterization at device and circuit levels

[J. Hicks, Intel 2008]



# Compact Variability Modeling





- Turns “random” effects into systematic
- Prepares for design analysis and optimization

[H. Aikawa, VLSI 2008]


# Predictive Variability Modeling

- Process Variations in Light of Scaling
- **Intrinsic and Manufacturing Variations**
  - Threshold voltage variation
  - Layout dependent effects
  - Temporal degradation
- Future Modeling Needs and Promises

# Variation Extraction: Transistor




- Physical modeling helps accurate extraction and decomposition of leading variation sources



[W. Zhao, TSM 2009]


# Variation Extraction: SRAM




- Appropriate decomposition of as-fabricated SRAM variability helps shed light on joint process-design optimization

# Spatial Correlation

## 130nm



## 65nm




- Spatial correlation is negligible in both directions (1250 $\mu\text{m}$  X 110 $\mu\text{m}$ ), which is different from previous generations
- Possible reason: regular layout; local random variation;


# $V_{th}$ Variation: RDF and LER

- Length scale: nm; random
- Trend: NOT scaling down with the feature size

## RDF





## LER



[PTM; J. A. Croon, IEDM 2002]

# Gate Slicing Method



- Approach: A SPICE-compatible gate-slicing method
- Gate slice with shorter length dominates the variation and the leakage



[Y. Ye, DAC 2008]

# Limitations on the Slicing Method

- Current distribution
  - Fine for  $I_{on}$  if  $W \gg L$
- Slice width
  - $\sim$ nm
- Linearity
  - $I_{ds}$  should be a linear function of  $V_{th}$
  - Only  $I_{on}$  satisfies
  - $I_{off}$  is not suitable







# Modeling and Simulation Procedure

- Starting point: A non-rectangular gate shape with  $\sigma_L$  due to LER and  $\sigma_{V_{th}}$  due to RDF
  - 1. Gate slicing at appropriate slice width
  - 2. Assignment of random  $V_{th}$  to each slice depending on its  $W$ ,  $L$ , and  $\sigma_{V_{th}}$
  - 3. Sum the current together from each slice, then extract  $V_{th}$  variation from  $I_{on}$
  - 4. Compute equivalent gate length for nominal I-V under non-rectangular gate (NRG)
- Finish a statistical transistor model under RDF, LER and NRG

# Validation with Atomistic Simulations



- A roughly 65nm technology
- $I_{on}$ -based simulation method accurately predicts the variability of both  $I_{on}$  and  $I_{off}$  under RDF
  - $I_{off}$ -based extraction mis-predicts the distribution


[A. Asenov, TED 2003]

# Predictive Modeling

$$\Delta V_{th} = \Delta V_{th0} + V_{ds} \exp\left(-\frac{L}{l'}\right) \cdot \frac{\Delta L}{l'}$$


$$\sigma_{total}^2 = \sigma_{RDF}^2 + \sigma_{NRG}^2 \quad \Rightarrow$$

$$\sigma_{total}^2 = \frac{C_1}{WL} + \frac{C_2 V_{dd}^2}{\exp(2L/l')} \cdot \frac{W_c}{W} \cdot \sigma_L^2$$





LER parameters		Total $\sigma_{V_{th}}$ (mV)			
$W_c$ (nm)	$\sigma_L$ (nm)	65nm ( $V_{ds}=1.1\text{V}$ )	45nm ( $V_{ds}=1\text{V}$ )	32nm ( $V_{ds}=0.9\text{V}$ )	22nm ( $V_{ds}=0.8\text{V}$ )
5	0	19.9	23.8	28.1	45.8
	0.5	20.0	24.1	28.7	47.0
	1	20.4	24.9	31.2	53.3
10	0	19.9	23.8	28.1	45.8
	0.5	20.1	24.3	29.3	48.1
	1	20.8	25.9	34.0	59.9



# Interaction with NRG



- NRG impacts nominal I-V and  $V_{th}$  variance
- But narrow-width effect only affects the nominal behavior, not the variability
- Question: is rectangular gate the optimal shape? How to simulate?



# Remaining Questions





- The dependence on device area maintains during the scaling
- But the slope is larger than RDF only model
- Ongoing: an integral atomistic simulation and modeling for RDF+RTN+LER+ $T_{ox}$  for technology-design optimization


[K. J. Kuhn, IEDM 2007]

# Strain Technology


- Trend: strain is essential for scaled CMOS technology
  - Higher channel doping concentration to define  $V_{th}$
  - But results in carrier mobility degradation



**Embedded SiGe (eSiGe)**





**Dual Stress Liner (DSL)**



**Parasitic Stress STI**



# Stress Induced Variation

- **Length scale: ~100nm**; layout dependent
- Approach:
  - Physical modeling of layout dependence
  - Systematic layout decomposition for efficient extraction



[G. Eneman, TED 2006]

# Stress Distribution



$$Y_1 = \sigma_p - dx$$

$$Y_2 = \sigma_b$$

$$Y_3 = \sigma_p + d(x-L)$$

$\sigma_p$ : Peak stress level



$\sigma_b$ : Bottom stress level

d: slope

- The stress is induced from both ends of the channel in eSiGe
- **Piecewise linear approximation** for the non-uniform stress distribution in the channel



# Layout Dependence




$$\sigma_P = \left( \underbrace{1}_{\text{Self S/D}} + \underbrace{\frac{1}{L}}_{\text{1st left neighbor}} + \underbrace{\frac{1}{L + L_{sd}}}_{\text{1st right neighbor}} + \underbrace{\frac{1}{2L + L_{sd}}}_{\text{Stress level in S/D}} \right) \cdot \frac{L_{sd}}{A + L_{sd}} \cdot \sigma_m$$

$$\sigma_B = \frac{C}{C + L} \cdot \sigma_P$$

- The layout dependence is captured by the **peak and bottom stress levels** in the piecewise-linear stress distribution

[C.-C. Wang, SISPAD 2009]

# Mobility Enhancement



$$\mu_{ii}^n = \mu_n^0 \left[ 1 + \frac{1 - m_{n1}/m_{nt}}{1 + 2(m_{n1}/m_{nt})} \left( \exp\left(\frac{\Delta E_C - \Delta E_{C,i}}{kT}\right) - 1 \right) \right]$$

$$\mu^p = \mu_p^0 \left[ 1 + \left( \frac{\mu_{p1}^0}{\mu_p^0} - 1 \right) \frac{(m_{p1}/m_{ph})^{1.5}}{1 + (m_{p1}/m_{ph})^{1.5}} \left( \exp\left(\frac{\Delta E_{V,1} - \Delta E_{V,h}}{kT}\right) - 1 \right) \right]$$

$$\frac{\mu}{\mu_0} = 1 + B \cdot \left[ \exp\left(\frac{\Delta E}{kT}\right) - 1 \right]$$


B = -0.3588 for electrons

B = 0.2815 for holes

(Band splitting based model)

P = 3.9456E-2 (eV/GPa) for uniaxial stress

P: Energy splitting per GPa




$$\Delta E = P \cdot \sigma$$

(Deformation Potential Theory for PMOS device)

[S. E. Thompson, IEDM '06; J.-S. Lim, EDL '04]

# Equivalent Channel Mobility



$$I = \frac{Q}{T} = \frac{Q}{\int dt}$$

General expression

$$Q = WLC_{ox}(V_{gs} - V_{th})$$

Charge

$$dt = \frac{dx}{v(x)} = \frac{dx}{\mu(x)E(x)}$$

Time to cross dx

$$E(x) = \frac{V_{ds}}{L}$$

Lateral E-Field

$$I = \frac{WC_{ox}(V_{gs} - V_{th})V_{ds}}{\int \frac{1}{\mu(x)} dx}$$

Current expression





$$\frac{1}{\mu_e} = \frac{1}{L} \int \frac{1}{\mu(x)} dx$$

Equivalent mobility

Similar to the form of Mathiessen's rule

[F. Payet, TED '08]



# Layout Dependent Mobility



$$\frac{\mu_0}{\mu_e} = \frac{2kT}{dPL(B-1)} \cdot \left\{ \frac{-dPx_0}{kT} + \ln \left[ \frac{1 + B \left( \exp\left(\frac{P\sigma_1}{kT}\right) - 1 \right)}{1 + B \left( \exp\left(\frac{P\sigma_1 - dPx_0}{kT}\right) - 1 \right)} \right] \right\} + \frac{L - 2x_0}{L \cdot \left[ 1 - B + B \exp\left(\frac{P\sigma_2}{kT}\right) \right]}$$

- $\Delta\mu$  increases as L goes down because of **higher stress**
- $\Delta\mu$  increases as  $L_{sd}$  goes up because of **more S/D stressor**

# Threshold Voltage Reduction




$$\Delta V_{th}(\sigma_B) = V_{TH\_STR} \cdot \sigma_B$$

$$l \propto (E_g)^{\frac{1}{4}} \propto (\sigma)^{\frac{1}{4}}$$


- $V_{th}$  shift becomes larger at shorter channel length
- DIBL and sub- $V_{th}$  swing is relatively insensitive to the stress effect

# Impact on Gate Delay


Pattern A:  
Weaker Pull-up



Pattern B:  
Stronger Pull-up



High to low transition








\*This example only considers eSiGe, without STI

- The full layout is decomposed into basic patterns
- Delay variation due to the stress effect is pronounced
- Ongoing: systematic calibration with Silicon data

# Rapid Thermal Annealing


- **Length scale: ~mm**; layout pattern density dependent
- Approach: Joint TCAD-compact modeling efforts



[Y. Ye, DAC 2009]

# Temporal Shift: NBTI

- **Time scale: hours to years**, depending on PVT & activity
- Two steps: Reaction–Diffusion
  - Other possible mechanisms involve fast interface traps
- Two phases: stress and **recovery**
- Approach: TCAD, modeling, and silicon characterization



[D. K. Schroder, MR 2007]



# Time and Technology Dependence

- Power-law dependence on time (t) – **diffusion**

$$N_{it} = Kt^n + \delta \qquad \Delta V_{th} = \frac{qN_{it}}{C_{ox}}$$

n is 0.1~0.3 (e.g., 0.16 for H<sub>2</sub>)

- Dependences on voltages, temperature, and oxide thickness – **reaction**

$$K = A \cdot \sqrt{C_{ox} (V_{gs} - V_{th})} \cdot \exp\left(\frac{E_{ox}}{E_0}\right) \cdot \exp\left(-\frac{E_a}{kT}\right)$$

↑	↑	↑
Hole density	Electric field dependence	Temperature dependence

# Modeling of Dynamic NBTI


- A transistor with thicker  $t_{ox}$  recovers more than that of thinner  $t_{ox}$
- Model is continuous at the boundary

Stress:

$$N_{it} = \left[ K(t - t_0)^{0.5} + 2^n \sqrt{N_{it0}} \right]^{2n}$$

Recovery:


$$N_{it} = N_{it0} \cdot \left[ 1 - \frac{2\xi_1 t_e + \sqrt{\xi_2 C(t - t_0)}}{2t_{ox} + \sqrt{Ct}} \right]$$



90nm,  $V_{as} = -1.2V$ , IEDM 2005


[W. Wang, CICC 2007]

# Parameter Extraction




Decouple variations

( $V_{th}$ ,  $L$ ,  $\mu$ , etc.)



Extract the degradation

( $V_{th}$  from  $I_{leakage}$ ,  $\mu$  from  $I_{linear}$ )




Reliability  
model

- Only 5-6 model parameters need to be extracted
- Reliability model is scalable with primary process and design parameters

# Decoupling from Variations

Device	$\Delta V_{th}^*$ (%)	$\Delta V_{th} @ t = 10^5 s$		
	t=0 s	Data* (%)	Model* (%)	ModelError (%)
1	12.03	5.43	5.50	1.29
2	2.85	3.51	3.66	4.27
3	-6.75	8.02	8.23	2.62
4	-8.14	18.26	18.37	0.60


\*: Normalized to the mean value of the threshold voltage (t=0) for the four devices.



$$\Delta V_{th} \propto \exp\left(\frac{E_{ox}}{E_0}\right) = \exp\left(\frac{V_{gs}}{T_{ox} \cdot E_0}\right)$$

- The amount of temporal degradation is comparable to static variations

# Brief Summary of Variations



Sources: IBM, Intel; picture size not to scale

	Statistical Property	Spatial Correlation	Design Solution
Intrinsic Variations	Random ( $\sigma$ predictable)	Weak (nm)	Joint tech-design optimization
Manufacturing Variations	“Systematic”	Strong (100 $\mu$ m to mm)	Modeling and design optimization


**\*Additional variations from dynamic operations, e.g.,  $V_{dd}$  noise, NBTI, etc.**

# Predictive Variability Modeling


- Process Variations in Light of Scaling
- Intrinsic and Manufacturing Variations
- **Future Modeling Needs and Promises**

# Emerging Variation Effects

- Toward random, discrete, atomistic variations



- Correlation among various mechanisms: e.g., TDDB + NBTI





[A. J. Scholten, TED 2003; G. Ribes, IRPS 2008]


# Model Efficiency and Flexibility

- Device modeling
  - From corner based to statistical, and maybe hybrid
  - But much heavier with too many instances


- Solution: hierarchical, module based modeling structure



Variability Modules



Simple Device Model with Essential Physics



Standard Device Model


[W. Grabinski, 2008]



# Integration with Design Practice

- Modeling and simulation tools enabling quantitative assessment during the design stage
- Support adaptive detection and protection scheme
  - Predict statistical performance change
  - Detect critical units, evaluate the overhead, and optimize the solution

**A 90nm Ethernet Controller**



Protection (20% slack)	Flip-Flops	Percentage	Area overhead
w/o aging analysis	1667	87 %	10%
w/ aging analysis	479	25 %	2%

[ITC 2008]

# Design for Variability & Reliability

- “Germany began using it during WWII and it is cited as a reason for Japan’s current electronic dominance.”

– B. E. Hegler, 1988

