Variability and Design of SRAM in Scaled and Emerging Technologies

Ching-Te Chuang and Pin Su

Department of Electronics Engineering and Institute of Electronics National Chiao Tung University Hsinchu, Taiwan

Outline

Part-1: Prof. Ching-Te Chuang

- SRAM Design Challenges
- 6T SRAM Cell and Circuit Techniques
- Alternative SRAM Cells & Low-Voltage Operation

Part-2: Prof. Pin Su

- FinFET vs. Bulk SRAM
- Analytical FinFET/UTBSOI Subthreshold SRAM Framework
- SNM of FinFET 6T SRAM Cells
- Impact of Surface Orientation

Scaling, Read Disturb & Cell Stability Margin



Conflicting Read/Write Requirements

- To facilitate Read and minimize Read-disturb (V_{READ})
 - → Strong PD NMOS and weak AX NMOS (small β_2)
- To improve Writability (Write margin)
 - → Strong AX NMOS and weak PUP PMOS (large β_3)



Half-Select Disturb

 During a Read or Write operation, half-selected cells on the selected word-line are actually experiencing "Read" operation

➔ Disturb similar to Read-disturb



6T SRAM Cell and Circuit Techniques

- Thin cell layout
- Hierarchical bit-lines with short local bit-lines
- Dual supply
- Large signal domino-like sensing
- Unclamped or weakly-clamped local bit-lines
- Power-gating with header/footer
- Adaptive Read/Write supply
 - → Dynamic Read/Write supply
 - → Floating power-line Write
 - → Capacitive coupling
- Read-assist and Write-assist circuits
 - → Suppressed WordI-Line
 - ➔ Negative Bit-Line
 - ➔ Self-Adjust/Repair
- Exploit device structure (e.g. Asymmetrical Transistor)

Example: IBM Power7[™] Dcache

- Dual supply
- Hierarchical bit-lines with short local bit-lines
- Unclamped local bit-lines
- Large signal domino-like sensing



Suppressed Word-Line: 1



(K. Nii et al., ISSC, 01/2008)

Suppressed Word-Line: 2

Split-R to mitigate sheet resistance variation



(K. Nii et al., Symp. VLSI Circuits., 2008)



Suppressed Word-Line: 3



(Y.Fujimura et al.,ISSCC, 2010)

C. T. Chuang and P. Su, 04/2010

Methods for Reducing Write Failure



✤ Higher WL voltage

- + Stronger access (AXL & AXR)
 - Half-select disturb
- Lower cell supply (V_{cell})
 - + Weaker pull-up (PL)
 - Weaker latch effect (weaker PR)
- Negative bit-line voltage
 - + Stronger access (AXL)
 - + Latch strength is same

(S. Mukhopadhyay et al., ISCAS, 2008)

- Two boosting capacitors connected directly to each and every BL pair
- Negative pulse also coupled into the BL that held at "High"
- Cross-coupled P1 & P2 provide a push-pull to reduce the disturbance
- NBL timing subject to PVT variation and V_T scatter



[1] S. Mukhopadhyay, R. Rao, J. J. Kim, and C. T. Chuang, "Capacitive Coupling Based Transient Negative Bit-line Voltage (Tran-NBL) Scheme for Improving Write-ability of SRAM Design in Nanoscale Technologies," Proc. IEEE International Symposium on Circuits and Systems (ISCAS), Seattle, Washington, May 18-21, 2008, pp. 384-387.

- Single boosting capacitor shared by BL pair
- DI determines the transient negative pulse passed to BL or BLB
- Timing of the negative pulse is derived with delay chains and several control signals
- NBL timing subject to PVT variation and V_T scatter



(D. P. Wang et al., Int'l SOC Conf., 2007)

- Transient NBL action initiated by low-going BL
- Timing of NBL pulse much more tolerant to variation
- Extra inverter needed for each and every BL



 Device count and area overhead

(K. Nii et al., Symp. VLSI Circuits., 2008)

- Bit-line capacitance monitor tracks BL discharging time and controls the amount of charges stored in boosting capacitor
- Constant NBL level for SRAM compiler applications



(Y.Fujimura et al.,ISSCC, 2010)

C. T. Chuang and P. Su, 04/2010

Self-Adjust/Repair SRAM



Asymmetrical Transistor in 6T SRAM: 1





Asymmetrical Transistor in 6T SRAM: 2



(K. Nii et al et al., ISSCC, 2010)

6T vs 8T SRAM: Cell Size Scaling

- 6T cell: Conflicting Read/Write margin requirements
 - A Read: Large pull-down NMOS cell Tx & large β ratio (pull-down/access width ratio)
 - → Write: large access pass-Tx
- 8T cell: Pull-down NMOS cell Tx can be reduced w/o degrading Read margin
 - → Dynamic voltage control enables further scaling
 - ◆ V_a for memory cell, V_{max} for WWL and RWL
 - $6\tilde{4}$ Mb 8T SRAM with $V_{min} = 0.42$ V in 90 nm CMOS



8T SRAM: Half-Select Disturb during Write

- During Write, half-selected cells on the same wordline still experience storage node disturb similar to "Read" disturb in 6T SRAM
 - → Especially worse for dual supply SRAM with V_{MAX} applied to WWL
- Array architecture approach (L. Chang et al., Symp. VLSI Circuits, 2007)
 - → No column select. Floorplan such that all bits in a word are spatial adjacent
 - → Constraint: Bits from different words can not be physically interleaved
 - → 5.3 GHz, 0.41 V V_{min}, 32Kb subarray in 65 nm PD/SOI
- Gated Write wordline signal (Byte Write)
 - → Local Write wordline "on" only for the selected block
 - → 6.6+ GHz, 0.4 V V_{min}, dual-supply, 1.2 Mb SRAM in 65 nm PD/SOI
- Write-back scheme
 - → RWL activated even during Write, all cell data in selected WL read out to D-latches
 - → Dataout is then written back to half-selected cells
 - ➔ 0.42 V V_{min}, 64 Mb SRAM in 90 nm CMOS





(Y. Morita et al., Symp VLSI Circuits, 2007) C. T. Chuang and P. Su, 04/2010

$\textbf{Sub-V}_{T} \textbf{ 8T SRAM}$

256Kb, 65 nm CMOS, 25kHz, 2.83/3.96 μ W (Read/Write)@ V_{min} = 0.35V



256Kb 10T Sub-V_T SRAM in 65nm CMOS

- Enable sub-V_T Read/Write by lowering leakage from unaccessed cells
 → For QB='0', lleak across top RWL NFET ~ 0
 - → For QB='1' lleak across top RWL NFET ~ 0 with negative VGS
- Floating VV_{DD} while boosting WWL by ~ 50-80mV improves V divider 10X, making cell Writable at 0.3V (WL and Write driver operated at 100 mV above V_{DD}; Write is much easier in Sub-V_T with exponential dependency of V divider)
- 475 KHz, 3.28 μW @ V_{DD} = 0.4V
- Leakage reduction

→ 0.6V -> 0.4V: 2.5X ; 0.6V -> 0.3V: 3.8X ; 1.2V -> 0.3V: 60X



Sub-V_T SRAM w. Data-Independent BL Leakage

- 480 Kb: 120 KHz, 10.2 μA @ 0.2V in 130 nm CMOS
- Data-independent bit-line leakage



(T. H. Kim et al., ISSCC, 2007) C. T. Chuang and P. Su, 04/2010

10T Sub-V_T SRAM w. Bit-Interleaving and Differential Read

- 32 Kb: 166 KHz@0.25V (Leakage: 1.4 uA for 49 Kb@0.25V) in 90 nm CMOS
- V_{cc.min} = 0.16V: 500 Hz, 0.123 μW @ 0.16V
- W_WL shared by cells in a column
 - → Writing a cell does not affect Hold stability of other cells along the same WL
 - → Allows bit-interleaving for soft-error immunity
- Differential Read w. dynamic DCVSL for better stability and leakage tolerance



Outline

Part-1: Prof. Ching-Te Chuang

- SRAM Design Challenges
- 6T SRAM Cell and Circuit Techniques
- Alternative SRAM Cells & Low-Voltage Operation

Part-2: Prof. Pin Su

- FinFET vs. Bulk SRAM
- Analytical FinFET/UTBSOI Subthreshold SRAM Framework
- SNM of FinFET 6T SRAM Cells
- Impact of Surface Orientation

FinFET SRAM for Ultralow-Power Applications

- Ultralow-power applications such as portable devices, implanted medical instruments, and wireless body sensing networks require SRAM operating at low supply voltage below V_T.
- Degraded functional robustness is a serious concern for subthreshold SRAM.
- Conventional Bulk 6T SRAM cell has failed to offer adequate stability in the subthreshold region.

Random Mismatch in Bulk Transistors



[J. Kuo et al., IEEE TNANO, March 2010]



The impact of Random Dopant Fluctuation increases with device scaling because the sensitivity of a transistor increases with decreasing channel volume.

Threshold Voltage Sensitivity to Doping



• Small fin-width (W_{fin}) enhances the gate control and reduces the V_{th} dependence on channel doping. C. T. Chuang and P. Su, 04/2010

FinFET



• In a minimum-sized FinFET SRAM cell, single-fin devices are used.

FinFET vs. Bulk



 FinFET exhibits steeper subthreshold slope and larger I_{on}/I_{off} ratio than the Bulk counterpart.

FinFET vs. Bulk



 FinFET SRAM cell shows larger Read Static Noise Margin (RSNM) than the Bulk counterpart because of its superior electrostatic integrity.

[M.-L. Fan et al., IEEE TED, June 2010]

FinFET vs. Bulk



Independent-Gate Control Capability of FinFET Back Gate Gate S S Front Gate D D

Independent Gate

Tied Gate

Several 6T FinFET SRAM Cells



Analytical FinFET Subthreshold Model





The drain current can be calculated using the channel potential solution $\phi(x,y,z)$: <u>Tied-gate operation</u> Independent-gate operation





Verification – Scalability & Efficiency





Analytical approach not only shows better efficiency than TCAD mixed-mode simulation, but also enables an assessment for sensitivity to process variations.



RSNM Comparison of 6T FinFET SRAM Cells



[M.-L. Fan et al., VLSI-TSA, April 2010]

(I)	Standard tied-gate 6T
(II)	Ying-Yang feedback
(III)	Improved Ying-Yang feedback
(IV)	Double word-line structure
(V)	Asymmetrical cell

- Cell (II), (III) and (IV) show significant RSNM improvement as compared with cell (I).
- The percentage improvement in RSNM is larger for Subthreshold than Superthreshold.
- R/W WL voltage control is effective to improve the cell stability of subthreshold SRAM.

WSNM Comparison of 6T FinFET SRAM Cells



- Cell (II) and (III) fail to WRITE at V_{dd} =0.4V. Boosted WL technique is needed to restore the Write-ability.
- The Write-ability of Cell (IV) is not degraded.

[M.-L. Fan et al., VLSI-TSA, April 2010]

Stability of Double-WL FinFET SRAM Cell



- Local random variation (Fin LER) together with global process variations (process corners) are considered by Monte Carlo simulations.
- Double word-line SRAM cell with adequate nominal RSNM can provide sufficient μ/σ ratio in RSNM for various process corners (TT = 10.9, FS = 6.4, SF = 13, SS = 14.2, FF = 7.2) at V_{dd}=0.4V.

Impact of Surface Orientation on FinFET SRAM Cell



 For FinFET, the conventional sidewall conducting (110) surface orientation can be rotated by layout to improve the cell stability.

Impact of Surface Orientation on FinFET SRAM Cell



15

Impact of Surface Orientation on FinFET SRAM Cell



Conclusion

 With superior electrostatic integrity, suppressed random dopant fluctuation, independent-gate control capability and surface-orientation optimization, FinFET SRAM cell can be more robust than the Bulk counterpart.