

PIONEERS IN COLLABORATIVE RESEARCH®



Chip Level Materials: Challenges and Potential Solution Paths

Solid State Technology Webinar November 13, 2014

Jon Candelaria Program Director Semiconductor Research Corporation jon.candelaria@src.org



SRC Established in 1982 by Visionary Industry Leaders



Objectives:

- ✓ Define relevant research directions
- ✓ Explore potentially important new technologies
- ✓ Generate a pool of experienced faculty & relevantly educated students













SRC created an industry-guided global university research ecosystem







- 'The Crisis'
- Device Materials Needs
- Lithography Challenges
- Interconnect Materials Issues
- Summary

SRC[®] The Crisis – from economics perspective





SRC[®] The Crisis – from performance perspective





Original data collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond and C. Batten Dotted line extrapolations by C. Moore





- We are entering the era of diminishing returns for physical device scaling ('Moore's Law')
 - Chip areas limited by interconnects (bond pads, wiring density, vias, repeaters)
 - Power density limited due to thermal issues
 - Minimum device **contact area** requirements
 - 'Running out of atoms'
 - Mostly a **control/yield** issue at this point
 - Cost per transistor scaling ending
- We are deep in to the era of energy-limited performance
 - Not able to utilize all transistors at the same time due to overheating ('dark silicon')
 - Need to scale Voltages to further reduce dynamic energy
 - Multicore designs saved energy by reducing the need for frequency scaling
 - Number of cores now limited by software capabilities as well as on-chip routing
 - Need to limit device leakage to minimize static energy
 - Most devices typically 'off' (see 1st sub-bullet above)









SRC[®] Device Challenges - performance





In order to lower supply voltages and maintain performance, FETs have to turn off sharper without decreasing drive current – steeper sub-threshold slope

SRC[®] Device Challenges - performance



Tunnel FET state-of-the-art - simulations



11

We Need Both New Materials & New Structures

Source: Intel

12

Production 22nm Tri-Gate Transistors ~400,000 atoms

Nanowire Transistors ~40,000 atoms

Single Atom Transistors 1 atom

Martin Fuechsle et al., Nature Nanotechnology, Feb. 19, 2012

Conductance Curves for Various Transistor Gate Metal Processes down to 13 nm Gaps* without voiding

Work function & Threshold Voltage Tuning using Metal Gate Composition

SRC Emerging Device Material Solutions – gate metals

ALD TiAl self-aligned metal gate fill

(all from Applied Materials, Inc.)

Are there fundamental physical limits?

Source: Intel

Device Roadmap – from structures to materials

Emerging Device Material Solutions

Lithography Challenges – overlay cost

- Biggest challenges: managing multiple mask passes (per layer) & pattern placement error
- EUV attractive for resolution but also for process simplification, improved overlay, & reduced cost.
- Besides the light source, EUV also has other new material requirements (resists/developers, pellicles, etc.)

Sources Mark Phillips, SPIE Adv.-Litho 2014 Florian Gstrein, ICPST-31 2014

Continued 2D-scaling via complementary techniques

- Enabled by the tools, integration, & **novel materials**.
- Must 'design for manufacturing' to have timely success.
- **Pattern integrity & defectivity control** must meet rigorous manufacturing requirements.

How Small Can We Fabricate and Control?

IBM, Park et al, Nanotech 19 2008

Cai et al, Nature July 2010

- Feature scaling has driven increasingly challenging requirements for:
 - Pattern integrity (pattern collapse, line edge roughness, etc.)
 - Variability control (of materials, patterns, etc.)
 - Overlay (especially for multi-pass patterning)
 - and ultimately cost-effective, high volume manufacturing ('HVM')
- EUV needed not just for dimensional scaling, but also for process simplification and cost
- Emerging technologies such as directed self-assembly, selective deposition, etc. can be used to augment and enhance patterning capabilities to extend Moore's Law, <u>but</u> only if they can be utilized cost-effectively within increasingly stringent HVM environments

(Yeap, Qualcomm, 2013)

Interconnects dominating chip energy and performance, not devices!

- Copper line resistance increasing exponentially with scaling, increasing dominance of circuit performance
 - Barrier metal resistance dominates at smallest dimensions
 - Sidewall and grain boundary scattering increases as a percentage with scaling
 - Uniform damascene trench filling barrier materials and copper
- Dielectric Capacitance improvements not scaling
 - Porosity added to oxides to reduce capacitance not scalable due to mechanical robustness issues
 - Sidewall and grain boundary scattering increases as a percentage with scaling
- Reliability Challenges
 - Electromigration challenges increase with interconnect dimensional scaling
 - Current density increase
 - Cross-sectional line area decreases increasing susceptibility to failure
 - Dielectric failure (TDDB) challenges increase with scaling
 - Line spacing decreasing faster than voltage scaling
 - Alignment issues from multi-patterning create narrowed spacing at weakest points

Potential Interconnect Materials Solutions -Ultra-thin Barriers, and Selective Deposition

Selective ALD deposition of dielectrics (or metals) using self-assembled monolayers

(Bent, et al, Stanford, 2014)

Ultra-thin Cu diffusion barriers using **self-assembled monolayers**

(Eisenbraun, et al, SUNY, 2013)

Self-forming Cu diffusion barriers

New Dielectric Materials Needed

 Mechanical strength challenges

Add porosity to reduce capacitance

Potential Interconnect Materials Solutions -Air-gaps as Interlayer Dielectric (ILD) Material

(Kohl, et al, Georgia Tech, 2008)

(Hoofman, et al, Philips Research, 2006)

2014 IEDM Paper #3.7, "A 14nm Logic Technology Featuring 2nd-Generation FinFET Transistors, Air-Gapped Interconnects, Self-Aligned Double Patterning and a 0.0588µm2 SRAM Cell Size," S. Natarajan et al, Intel

Key Issue: For Small Dimensions, Scattering from Grains & Sidewall becomes Dominant

What if We Could Eliminate Scattering ?

Cu wires at 17nm drawn dimension (colors indicate crystal orientation measured with DSTEM)

Source: Intel

1. Improve Cu – increase grain size

- 2. Alternative materials with specular boundary scattering
- 3. Alternative materials with lower mean free path
- 4. Disruptive technologies

Alternative Materials

NiSi nanowires (Wue, 2004)

Conductivity of **GNRs** (and nanowires?) higher **on hi-K substrates** due to reduction of e-e interactions (Nayak, 2012)

Topological Insulator Nanoribbons/wires (Yu, 2012)

CNT's & SWNT bundles (Naeemi, 2012)

Alternative Materials

Challenges:

- Control/Placement
- Contacts/Edges/Interfaces
- Integration

NiSi nanowires (Wue, 2004)

Conductivity of **GNRs** (and nanowires?) higher **on hi-K substrates** due to reduction of e-e interactions (Nayak, 2012)

Topological Insulator Nanoribbons/wires (Yu, 2012)

CNT's & SWNT bundles (Naeemi, 2012)

The Future ?

The Future ?

This ?

The Future ?

This ?

Or this ?

Nanophotonics

Ge quantum well **waveguide modulator** - Dynamic energy/bit ~ 0.75 fJ (D. Miller, 2012)

Si Waveguide

High Speed Probe Pads

Contact Vi

Ge QW Modulator

25µm

Tunable, nanoscale **resonant detector** ~ 60% absorption for 170nm thick Si (D. Miller, 2012)

Phonon Engineering

nanowires with resistance lower than bulk values due to lower e-ph coupling

Strained Al (or other metals) to reduce electron-phonon coupling

Nanophotonics

Challenges:

- Size
- Power
- Coupling

Ge quantum well **waveguide modulator** - Dynamic energy/bit ~ 0.75 fJ (D. Miller, 2012)

Tunable, nanoscale **resonant detector** ~ 60% absorption for 170nm thick Si (D. Miller, 2012)

Phonon Engineering

Challenges:

- Control
- Contacts
- Limited improvement

nanowires with resistance lower than bulk values due to lower e-ph coupling

Strained Al (or other metals) to reduce electron-phonon coupling

'Smart Interconnects'

Reconfigurable Graphene Nanoribbons (Geer, Lee, et al, 2012)

- Use with CMOS or stand-alone
- Replaces interconnect, logic & memory elements for monolithic, intelligent routers
- 8X power efficiency, 48X throughput density (simulated results to-date)

'Smart Interconnects'

Reconfigurable Graphene Nanoribbons (Geer, Lee, et al, 2012)

'Brain-Inspired'

Reconfigurable, 'synaptic-like analog fabrics (Furber, 2012)

- Use with CMOS or stand-alone
- Replaces interconnect, logic & memory elements for monolithic, intelligent routers
- 8X power efficiency, 48X throughput density (simulated results to-date)

'<u>No</u> Interconnects'

'<u>No</u> Interconnects'

The 'wires' are the devices – memory and logic

and, they can LEARN!

'<u>No</u> Interconnects'

The 'wires' are the devices – memory and logic

and, they can LEARN!

• The IC industry is facing a serious and immediate challenge to its ability to continue to provide economical product advancements

- The IC industry is facing a serious and immediate challenge to its ability to continue to provide economical product advancements
- A deeper understanding of existing materials as well as the discovery of novel materials and cost-effective integration are key elements of the solution

- The IC industry is facing a serious and immediate challenge to its ability to continue to provide economical product advancements
- A deeper understanding of existing materials as well as the discovery of novel materials and cost-effective integration are key elements of the solution
- Atomic scale control is now essential

- The IC industry is facing a serious and immediate challenge to its ability to continue to provide economical product advancements
- A deeper understanding of existing materials as well as the discovery of novel materials and cost-effective integration are key elements of the solution
- Atomic scale control is now essential
- Breakthroughs in any one area will not be sufficient
 - comprehensive and collaborative co-design and optimization must encompass the range from materials and devices to circuits and architectures to establish the new paradigms needed

"It was the best of times, it was the worst of times, it was the age of wisdom, it was the age of foolishness, it was the epoch of belief, it was the epoch of incredulity,..."

"It was the best of times, it was the worst of times, it was the age of wisdom, it was the age of foolishness, it was the epoch of belief, it was the epoch of incredulity,..."

- This is the most challenging and exciting time in at least the last 50 years to be in the scientific and engineering research community!
- The challenges are great, but the rewards will be greater!

I want to thank the following individuals for contributing slides to this presentation:

Todd Younkin, James Clarke, Steve Putna, Mike Mayberry
Mehul Naik
Alan Seabaugh
Celia Merzbacher

Intel AMAT Notre Dame SRC