



Possible Needs for Automotive: Mechanically Flexible Interconnects and Advanced Cooling

Muhannad Bakir



Georgia Institute
of **Technology**[®]

Mechanically Flexible Interconnects in Extreme Condition Applications


- ❖ Interconnects in extreme condition (temperature, vibration, impact, and etc.)




- ❖ We need reliable interconnects under vibration and extreme temperature

Mechanically Flexible Interconnects in Extreme Condition Applications


Conventional solder based interconnects




Extreme temperature variation




Vibration or impact



Mechanically Flexible Interconnects




Extreme temperature variation




- Flexibility can compensate any warpage in components

Vibration or impact





- Flexible interconnect and pressure based contact can maintain good connection between components



Mechanically Flexible Interconnects: Design and FEM Analysis

➤ Design Strategy


- Material
 - High yield strength: NiW
- Geometry
 - Uniform inner stress:
3D tapered and curved design



Design and FEM Analysis

➤ Design Strategy

- Material
 - High yield strength: NiW
- Geometry
 - Uniform inner stress:
3D tapered and curved design
- Finishing
 - Enhanced life-time:
Electroless gold passivation layer




Fabrication of MFIs



A. Wafer Clean and surface passivation



B. Sacrificial Dome Patterning




Fabrication of MFIs




A. Wafer Clean and surface passivation



B. Sacrificial Dome Patterning



C. Sacrificial Dome Reflow




Fabrication of MFIs




A. Wafer Clean and surface passivation



B. Sacrificial Dome Patterning




C. Sacrificial Dome Reflow



D. Electroplating Seed Layer Deposition



E. Photoresist Spin-coating for Electroplating Mold Formation




Fabrication of MFIs




A. Wafer Clean and surface passivation




B. Sacrificial Dome Patterning




C. Sacrificial Dome Reflow



D. Electroplating Seed Layer Deposition



E. Photoresist Spray-coating for Electroplating Mold Formation



Fabrication of MFIs



F. Electroplating Mold Patterning



Fabrication of MFIs



F. Electroplating Mold Patterning



G. MFIs Formation Using NiW Electroplating



H. Electroplating Mold Removal



Fabrication of MFIs



F. Electroplating Mold Patterning




G. MFIs Formation Using NiW Electroplating



H. Electroplating Mold Removal



I. MFIs Releasing and Gold Passivation



Fabrication of MFIs



F. Electroplating Mold Patterning




G. MFIs Formation Using NiW Electroplating



H. Electroplating Mold Removal



I. MFIs Releasing and Gold Passivation



Fabrication of MFIs



F. Electroplating Mold Patterning




G. MFIs Formation Using NiW Electroplating



H. Electroplating Mold Removal



I. MFIs Releasing and Gold Passivation



Fabrication of MFIs



F. Electroplating Mold Patterning




G. MFIs Formation Using NiW Electroplating



H. Electroplating Mold Removal



I. MFIs Releasing and Gold Passivation



MFIs with Highly Scalable Pitch



F. Electroplating Mold Patterning






G. MFIs Formation Using NiW Electroplating



H. Electroplating Mold Removal





I. MFIs Releasing and Gold Passivation



Mechanical Characterization


- Indentation test results show the Au-NiW MFIs have up to 65 μm vertical range of motion

Indentation head




Electrical Characterization

- Four-point resistance of Au-NiW MFIs was performed on probing station
- The electrical property of Au-NiW MFIs is maintained by the gold passivation layer.



ELECTRICAL RESISTANCE MEASUREMENT FOR NiW MFIs

	Zone1(mΩ)		Zone 2(mΩ)		Zone 3(mΩ)	
	No Au	Au	No Au	Au	No Au	Au
t=0	119.5	76.1	117.7	76.7	119.6	75.2
t=2 months	152.3	86.7	162.2	84.6	163.3	85.8



MFIs with Truncated Cone Tip



H. Tip Mold Patterning





I. Tip Formation



J. MFI releasing



K. Gold Passivation



MFIs Assisted Temporary Assembly

Chip/Interposer with MFIs



Rematable assembly
on planar surface



Robust assembly on
non-planar surface




Assembly pad with
uniform height



Chip/Interposer with MFIs

Test Substrate



Low profile pad


High profile pad




Chip/Interposer with MFIs

Test Substrate

Four-Point Resistance Measurement



Four-point resistance test structure



X-ray imaging is used for alignment check




RESISTANCE CHARACTERIZATION FOR REMATABLE ASSEMBLY

	Average Resistance (m Ω)	Standard Deviation (m Ω)
After 1 st assembly	103.21	4.06
After 10 th assembly	105.99	4.40

Assembled on Non-planar Substrate




Chip/Interposer with MFIs

Test Substrate




Assembled on Non-planar Substrate

4-Point Resistance Measurement on Assembled MFIs




High profile pad



Low profile pad

MFI/TSV Integration



MFI/TSV Integration

➤ DC Measurement

- Resistance_{MFI+TSV} = 76 mΩ





Table 12: Dimensions of TSV/MFI array

	Demension	Value (μm)
TSV	Diameter	50
	Height	300
	Pitch	100
MFI	Vertical height	30
	Thickness	5
	Pitch	100


Advanced Cooling

Microelectronic Cooling




- Power limit $\sim 100\text{W}/\text{cm}^2$
- Large Footprint
- Incompatible with high power 3DIC


Monolithic Microfluidic Heat Sink in IC



Etched FPGA Backside



Micropin-fin Dimensions



Assembled Microfluidic-cooled FPGA

Demo with Pulse Compression Core




- **A functional design for Stratix V DSP kit**
 - Multiple independent Pulse Compression test units. The number of active cores to be enabled is run time configurable
- **Design optimized for streaming data and low latency**

Microfluidic Cooled FPGA Performance



Baseline Design

T. Sarvey et al IEEE CICC 2015



Cores	Fluidic FPGA Power (W)	Air FPGA Power (W)	Fluidic FPGA Temp (°C)	Air FPGA Temp (°C)	Throughput GOP/s
0	13.2	13.7	21-22	43	0
1	15.4	16.0	21-23	46	104
2	17.6	18.3	22-23	49	208
3	19.8	20.5	22-23	51	311
4	21.9	22.8	22-23	53	415
5	24.0	25.1	22-23	59	519
6	26.2	27.5	22-23	59	623
7	28.3	29.8	22-24	61*	727
8	30.4	--	22-24	--	830
9	32.4	--	22-24	--	934

1.5x of Baseline Compute Capability


Power	Flow Rate	Die Temp
29W	147mL/min	24°C

Junction-to-ambient $R_{th} \approx 0.08^\circ\text{C/W}$





High-Aspect Ratio TSVs Integrated Within a Micropin-fin Heat Sink (TSV AR = 23:1)

Multiple TSVs in a micropinfin heat sink






Coaxial TSVs in a micropinfin heat sink



RF measurements setup with the testbed

RF measurement results

Fabricated & assembled testbed





Thank you!



Georgia Institute
of Technology®