



Georgia Tech  **Packaging Research Center**
College of Engineering

System Scaling *for*

New Era of Automotive Electronics: A Large-scale Industry Consortium at Georgia Tech *in Partnership with* *Global Supply-Chain Mfg and OEMs*

SRC June 7, 2016

Prof. Rao R. Tummala

Joseph M. Pettit Endowed Chair
Professor in ECE & MSE

Director, 3D Microsystems Packaging Research Center
Georgia Institute of Technology – Atlanta, GA USA

rao.tummala@prc.gatech.edu

Outline

- System Scaling as a Microelectronics Technology Frontier
- New Era of Automotive Electronics (NAE)
- Industry Consortium at GT
 - Faculty
 - Industry Partners
 - Facilities
 - Technical Programs
 - Computing and Communication Electronics
 - Sensing Electronics
 - High Power and High Temperature Electronics
- Summary

SYSTEM SCALING AS A MICROELECTRONICS SYSTEMS TECHNOLOGY FRONTIER

Georgia Tech PRC Center started with a Vision For Digital Convergence by SOP Concept in 1993

Digital + Analog + RF + Optical + Sensors

- Computing/Internet
- Digital Audio
- Digital Imaging/Video
- Cellular/Wireless
- GPS/Satellite
- Sensors
- And, of course, timekeeping!



GT PRC Started with the 1st NSF ERC in US in System Scaling and Integration (SSI)

Univ. of Illinois
Mid-America Earthquake
Center

Univ. of Michigan
Reconfigurable Manufacturing
Systems

Univ. of Michigan
Wireless Integrated
MicroSystems

SUNY Buffalo
Multidisciplinary Center for
Earthquake Eng. Research

Univ. of Washington
Engineered Biomaterials

Univ. of Massachusetts
Collaborative Adaptive
Sensing of the Atmosphere

UC, Berkeley
Pacific Earthquake
Engineering Research Center

MIT
Biotechnology Process
Engineering Center

Univ. of Southern California
Biomimetic MicroElectronic
Systems

Northeastern University
Subsurface Sensing &
Imaging Systems

California Inst. of Technology
Neuromorphic Systems
Engineering

Johns Hopkins University
Computer-Integrated Surgical
Systems & Technology

Univ. of Southern California
Integrated Media Systems

**Virginia Polytechnic
Institute**
Power Electronic Systems

Colorado State Univ.
ERC for Extreme Ultraviolet
Science & Technology

Clemson University
Adv. Engineering of
Fibers & Films

Univ. of Arizona
Environmentally Benign
Semiconductor Manufacturing

Georgia Inst. of Technology
Packaging Research Center

Univ. of Kansas
Center for Environmentally
Beneficial Catalysis

Vanderbilt University
Bioengineering Educational
Technology

Univ. of Florida
Particle Science & Technology

Georgia Inst. of Technology
Center for the Engineering
of Living Tissue



SOP @ PRC

“Package is the System”


System: Convergent Computing,
Communication, Consumer & Biomedical



SOP



IC-Package Trend



Outcomes of Georgia Tech's NSF ERC & Model

Research & Infrastructure

- System Scaling for Smart phones
- 2000 ground-breaking publications
- 20 Faculty and 150 grad students
- 100 Best Paper Awards
- \$40M SOA Laboratories

Education

- Interdisciplinary Engineers
 - Ph.D ~500, MS ~570, BS ~340
- Created 20 new courses
- 1st undergrad & 1st Grad. book

Disruptive Technology: System Scaling


Global Industry Collaborations

- 150 US, 25 Jap., 10 Eu, 10 Korean
- 10 Spin-off and spin-in companies
- 70 Patents, and 166 IP licenses
- 97 Technology transfers


Funds Raised Economic Development

- Raised \$250M for research
- \$350M to State of Georgia economy

An Example of System Scaling vs. Transistor Scaling




Basis of System Scaling




3D System Package – A Fundamental Concept

1. Ultra-thin, Large, Low CTE, HT Substrates
2. Ultra-short TSV-like System Interconnects
 - Signal vias, power vias, photonic vias and Large Thermal Vias
3. Ultra Low-loss Materials & Interconnects
4. Balanced Fine-pitch RDL for Min. Warpage
5. High-temp & High-power Cu-Cu Interconnects
6. High-throughput Panel Mfg and Panel Assembly



NEW ERA OF AUTOMOTIVE ELECTRONICS (NAE)

NAE: Most Complex Electronics System

- Wireless Electronics
 - Sensor Electronics
 - Camera Electronics
 - 4G LTE
 - Digital Electronics
 - MEMS and Sensors
 - Power Electronics
- 
- Sensing Electronics for Autonomous Driving
 - Radar, LiDAR, Cameras
 - High-power and High-temp for Electric Cars
 - GaN, SiC devices
 - Metal-insulators
 - Healthcare Electronics
 - Etc ...

*New Era of Automotive Electronics (NAE)
is the Most Complex Electronic System*

Global Challenges in New Era of Electronics

- New Technologies
- Educated Workforce
- Global Manufacturing Supply-chain
- Component Integration
- System Assembly
- Roadmaps
- Standards

3 Main Reasons for NAE

1. Reducing Human Fatalities

- 94% of 33,000 Deaths in the U.S., and 1.3M globally due to human error


2. Improving Driving – Energy Efficiency

3. Improving Human Productivity

Many, Many more



Grand Challenges in Automotive Electronics (Ford)



NAE: Ultimate Electronic System Opportunity



Computing & Communication Electronics

- 5G
- High Bandwidth
 - Electronics
 - Photonics


Sensing Electronics

- Radar
- Lidar
- Cameras

High Power & High Temp Electronics

- Batteries
- Drive Train
- Power Distribution &
- Power Conversion

Global Ecosystem for NAE – From R&D to System Integration



INDUSTRY CONSORTIUM AT GT

Georgia Tech Industry Consortium



Automotive Programs in the South East

Organization	Emphasis
NTRC – National Transportation Research Center, Oak Ridge, TN	Improving fuel economy, reducing emissions and addressing transportation systems issues
CTR – Center for Transportation Research, Univ. of Tennessee, Knoxville	Conduct research; develop expertise; serve transportation research, service and training needs
CU-ICAR – Clemson Univ. - International Center for Automotive Research	Campus is an automotive ecosystem that helps companies make connections and build relationships
CAVE-3 – Center for Advanced Vehicle and Extreme Environmental Electronics, Auburn Univ.	New technologies for packaging electronics with emphasis on cost, harsh environment and reliability
CAVT – Center for Advanced Vehicle Technologies, Univ. of Alabama, Tuscaloosa	Powertrains, energy storage, materials and manufacturing and other automotive electronics
CAVS – Center for Advance Vehicular Systems, Mississippi St. Univ., Starkville	Engineering solutions for design, technology, production, and infrastructure for sustainable mobility
ATDC – Advanced Technology Development Center, EI2, Georgia Tech	Startup incubator that helps technology entrepreneurs in Georgia launch and grow successful companies
Venture Lab, EI2, Georgia Tech	Ranked #2 University based incubator in the world
NCTSPM – National Center for Transportation Systems Productivity and Management; Ga Tech, FL International Univ, Univ. Central FL, Univ. Alabama Birmingham	Tier 1 University Transportation Center (UTC) that conducts transportation related research in the areas of safety, state-of-good-repair, and economic competitiveness

Uniqueness of GT Consortium

- Leading-edge, precompetitive, 100 global researchers, developers, manufacturers and OEMS
- Co-development by all 50+ companies
- Device-Package synergy and system integration
- Basic research by Ph.D and MS students
- Integration and prototype research by GRAs, company engineers and GT research faculty
- Long-term roadmap with 2 year deliverables

Georgia Tech Faculty Expertise

Design



Prof. Graham
Thermal



Prof. Joshi
Thermal



Prof. Sitaraman
Mechanical



Prof. Chang
Optical



Prof. Tentzeris
RF 5G

Devices: SiGe, GaN, MEMS and Sensors



Prof. Cressler
SiGe



Prof. Dupuis
GaN



Prof. Shen
GaN



Prof. Hesketh
Sensors



Prof. Losego
Dielectrics



Prof. Wong
Encapsulants



Dr. Sundaram
Glass



Dr. Raj
RF & Power

Materials

Substrates

Passives

I&A



Prof. Antoniou
Sintered Cu



Dr. Smet
Non-solder

Lidar



Dr. Tuell
Modeling & Design

Camera



Prof. Wolter
Fabrication

System Integration



Prof. Tummala
Technology Integration

Software



Dr. Christensen
Software

300mm Cleanroom Pilot Facility and Labs

Plating Facility



Substrate Cleanroom



Assembly Facility



Environmental Testing



Shared User Labs



Partnership with Tool Companies

Disco Dicing Saw and Planer



XYZTEC Bond Tester



Ushio Projection Lithography



ESI Cornerstone Laser



MKS Ozone Cleaner



K&S APAMA Bonder



Global Industry Co-development Consortium at GT PRC



Additional Recent Industry Interest

UNITED STATES	EUROPE	KOREA	JAPAN
AMD	Audi	Samsung	FujiFilm
Dow	Bosch		Ibiden
Finisar	Continental		Nitto Denko
IDT	Hella		Renesas
Linear	Heraeus		Rohm
On-Semi	Infineon		WALTS
Rodgers	Thales		
Rudolph	Valeo		
Savansys	Volkswagen		
Stellar			
USCI			
Veeco			


GT PRC 2016 Industry Consortia Members



Fundamental Challenges & Trends in Electronics

ICs	Device Packaging	Systems Packaging
<ul style="list-style-type: none">▪ IC < 14nm: no cost▪ Front end: leakage▪ Back end: RC delay▪ Split SOC inevitable	<ul style="list-style-type: none">▪ Digital: Organic, Si▪ RF: LTCC & laminate▪ Power: embedded fanout▪ Bulky and expensive	<ul style="list-style-type: none">▪ SIP▪ MCM▪ 2.5D Interposers with 3D ICs
<p>Trend:</p> <ul style="list-style-type: none">▪ 2.5D Si Interposer▪ 2.5D Glass BGA (GT)	<p>Trend:</p> <ul style="list-style-type: none">▪ WLFO▪ PFO: Glass by GT	<p>Trend:</p> <p>System on Board</p> <ul style="list-style-type: none">▪ 3D System Architecture (GT)

Packaging Evolution to Glass Pkg, & Wafer Fanout




Wafer vs. Panel Fanout


- **Wafer FO: Promise of Ultimate I/O Density**
 - Reality: Limited by materials and processes
 - Limited to 300 mm so limited to small size packages
 - High cost for large multi-chip or SIP
 - Reliability and lithography limited by molding materials
 - One-stop shop for IC and package
- **Panel FO: Promise of Ultimate Low Cost**
 - Reality: Low cost
 - Limited in I/O density
 - Limited by polymer materials
 - Limited by large area sub-micron tools
 - Limited by large panel foundry investments

Future: Ultimate I/O Density and Ultimate Low Cost!

GT Industry Consortium Technical Strategy



Basic & Design & Demonstration Research (2016-'18)





Prof. Tummala

Si-like I/Os with Glass Packaging



Dr. Sundaram

Parameter	Prior to 2014	2014-2016	2016-2018
TPV			
• Glass Thickness	180 μm	100 μm	30-50 μm
• TPV Pitch	150-200 μm	100-120 μm	50 μm
RDL			
• Line- Space- Via	5-5-15 μm	3-3-8 μm	1.5-1.5-2 μm
• Layer Count	2 + 2	3 + 3	4 + 4

What is a System Scaling Platform?

Ultra-thin Panel Glass with Ultra-fine Pitch TPV & RDL

Characteristic	Ideal Properties	Materials					
		Glass	SC Si	Poly Si	Organic	Metal	Ceramic
Electrical	<ul style="list-style-type: none"> High resistivity Low loss and low k 	Good	Poor	Fair	Good	Poor	Good
Physical	<ul style="list-style-type: none"> Smooth surface finish Large area availability Ultra thin 	Good	Fair	Good	Fair	Fair	Fair
Thermal	<ul style="list-style-type: none"> High Conductivity 	Fair	Good	Good	Poor	Good	Fair
Mechanical	<ul style="list-style-type: none"> High strength & modulus Low warpage 	Fair	Fair	Fair	Poor	Good	Fair
Chemical	<ul style="list-style-type: none"> Resistance to process chemicals 	Good	Fair	Fair	Fair	Poor	Fair
TPV and RDL Cost	<ul style="list-style-type: none"> Low cost Via formation and metallization 	Fair	Poor	Fair	Fair	Poor	Poor
Reliability	<ul style="list-style-type: none"> CTE matched to Si and PWB 	Good	Good	Good	Fair	Poor	Fair
Cost/mm²	<ul style="list-style-type: none"> At 25μm I/O pitch 	Good	Poor	Fair	Poor	Poor	Poor

■ Good
 ■ Fair
 ■ Poor




Prof. Tummala

Leading Advances in Glass Packaging




Dr. Sundaram

TPVs in Glass @ TSV Pitch




2um RDL @ 20-40um Pitch




2.5D with 40um Pitch

1st Demo at 20um Pitch

Multilayer Glass Substrate POR



Single Mode Photonics Integration





Prof. Tummala


Si-like RDL on Glass Panels for Low Cost




Dr. Sundaram

Dry film resist
wet processing


2.0 μm L/S




1.5 μm L/S



Extending SAP to 40 μm Pitch & Beyond Enabled by Glass




Via in Line at 20 μm Pitch Multilayer RDL - 1st time on Panel



Georgia Tech Glass Embedded Fanout Si-like I/Os, Laminate-like Cost

Reduced Die Shift




+/-1um Registration


Ultra-fine Pitch I/Os

Same Cost as
Laminate Panel


Silicon-like RDL



2µm lines and vias



Direct Attach to Board with Reliability




Hermetics

Ultra-thin

No Molding
Compound

Ultra-low Loss up to mm-wave






Prof. Tummala

Interconnections & Assembly Research



Dr. Smet






Prof. Tummala

RF Components & Modules Research



Dr. Raj

Materials design and synthesis for better properties



Nanoparticles




Nanofilms




Polymer films




Thinfilm components with better performance & precision



Passive integration on substrates



Passive with Actives to form modules





Prof. Tummala

Power Module Research



Dr. Sharma





Dr. Raj


- Design and demonstrate low power module for consumer electronics with following attributes



State-of-the-art power module



PRC's proposed power module





Prof. Tummala Prof. Tentzeris

5G Research




Dr. Raj



Dr. Sundaram

- Explore novel designs, materials, processes and 3D packaging structures and RF components to build 5G-enabled modules that accommodate V2X applications with superiority over LTCC and organic packages in terms of:

1. Performance
2. Miniaturization
3. Reliability
4. Cost
5. Integrability (e.g.transparent)
6. IoT compatibility
7. Broadband/multiband (e.g. 5.9GHz/mmW) operability





Prof. Chang

3D Glass Photonics Research




Dr. Liu



Dr. Sundaram

- Demonstration of low loss optical interconnects integrated with high speed electronics in 3D Glass Photonics (3DGP) interposer for optimum Energy Efficiency, Density, and Cost





mm-Wave Automotive Radar Research



Prof. Cressler Prof. Tummala


Dr. Sundaram

■ Objectives:

- Extended Range (Low SNR) by LNA
- chip-package Synergy
- SiGe for high speed and Si Mfg.
- Board-Level Reliability
- Low-cost

■ Three Focus Areas

- Device Innovation
- Package Innovation
- Chip-Package Co-Development



*Short, Medium and Long Range RADAR Modules
Critical to Fully Autonomous Driving*




Prof. Wolter

Lidar Research



Dr. Tuell

- Design and demonstrate a 3D Glass Packaging platform for waveform-resolved Lidar module to support integrated collision avoidance
- Ability to see through fog/dust/rain/snow.
- Electrically steerable optical transmitter & receiver array enables high spatial and temporal resolution
- Smaller form factor for flexible integration (50x50x20) mm³
- Reaction time: ~1 msec
- High reliability due to solid-state Lidar system






Prof. Wolter

Camera Research



Prof. Hesketh

- Design and demonstrate most advanced and miniaturized mono and high speed stereo camera with integrated image processing.
- Reaction time: 1 msec
- High frame rate on demand: 1000 fps
- Optional wireless data transmission using Wi-Fi and Bluetooth
- Low cost and High Reliability for operation time up to 20,000 hours





Prof. Joshi



Prof. Dupuis



Prof. Shen

High Power & High-temp Electronics Research




Dr. Raj



Dr. Smet

- Integrated power, control and drive → ultra-thin
- CTE-matched “zero-stress” 3D integration
- Low thermal impedance, no liquid cooling
- Low cost

Design for high-temperature (<math><250^{\circ}\text{C}</math>), Hi-Rel.: Glass Power Embedding



Summary

- NAE is the Most Complex Electronics System, Requiring:
 - Technologies and Educated Workforce
 - Partnership with
 - Manufacturing Supply-chain and OEMs
- Georgia Tech Large-scale Global Industry Consortium Involves about 100:
 - Researchers
 - Developers
 - Manufacturers, and
 - OEMs

The logo for the Georgia Tech Packaging Research Center is positioned in the upper left quadrant. It features the text "Georgia Tech" in a bold, white, sans-serif font, with a yellow and orange stylized tower icon to its right. To the right of the icon, the words "Packaging Research Center" are written in a larger, bold, white, sans-serif font. Below this, the text "College of Engineering" is written in a smaller, white, sans-serif font.

Georgia Tech  **Packaging Research Center**
College of Engineering

Thank you

rao.tummala@ece.gatech.edu