Neuromorphic Chips: Addressing the Nanostransistor Challenge by Combining Analog Computation with Digital Communication


Abstract: As transistors shrink to nanoscale dimensions, trapped electrons—blocking “lanes” of electron traffic—are making it difficult for digital computers to work. In stark contrast, the brain works fine with single-lane nanoscale devices that are intermittently blocked (ion channels). Conjecturing that it achieves error-tolerance by combining analog dendritic computation with digital axonal communication, neuromorphic engineers began emulating dendrites with subthreshold analog circuits and axons with asynchronous digital circuits in the mid-1980s. Three decades in, they achieved a consequential scale with Neurogrid, the first neuromorphic system with billions of synaptic connections. Researchers then tackled the challenge of mapping arbitrary computations onto neuromorphic chips in a manner robust to lanes intermittently—or even permanently—blocked by trapped electrons. Having demonstrated scalability and programmability, they now seek to encode continuous signals with spike trains in a manner that promises greater energy efficiency than all-analog or all-digital computing across a five-decade precision range.

4819 Emperor Blvd, Suite 300 Durham, NC 27703 Voice: (919) 941-9400 Fax: (919) 941-9450

Important Information for the SRC website. This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies. If you are not happy with the use of these cookies, please review our Cookie Policy to learn how they can be disabled. By disabling cookies, some features of the site will not work.