

# The BrainScaleS physical model machine

## From commissioning to real world problem solving


5<sup>th</sup> Neuro Inspired Computational Elements Workshop  
NICE 2017

*Karlheinz Meier*  
*Ruprecht-Karls-Universität Heidelberg*

*meierk@kip.uni-heidelberg.de*  
*@brainscales*



# Why brain inspired computing ?



Two **fundamentally different** modeling approaches:

- **NUMERICAL MODEL (Turing)**

represents model parameters as **binary numbers**

- **PHYSICAL MODEL (not Turing)**


represents model parameters as **physical quantities**

→ **voltage, current, charge** (like the biological brain)

can be  
combined to  
form a hybrid  
system


# Digital

- Discrete values of physical variables
- Computation by Boolean algebra
- One wire one bit of information
- Signal restored after gate




# Analog

- Continuous values of physical variables
- Computation by component physics
- One wire many bits of information
- Signal not restored after stage




# Nature / mixed-signal


- Local analogue computation
- Binary communication by spikes
- Signal restoration



# Modern Neuroscience : Access to multiple Scales in Space and Time







Subcellular detail and plasticity require advances in strong scaling !


TimeScales	Nature	Simulation
Causality Detection	$10^{-4}$ s	0.1 s
Synaptic Plasticity	1 s	1000 s
Learning	Day	1000 Days
Development	Year	1000 Years
<i>12 Orders of Magnitude</i>		
Evolution	> Millenia	> 1000 Millenia
<i>&gt; 15 Orders of Magnitude</i>		

# Physical Model System

Continuous Time Integrating Neural Cell Membrane  
(+ non-linearity)

$$C_m \frac{dV}{dt} = -g_{\text{leak}} (V - E_{\text{leak}})$$

	$g_{\text{leak}} [\text{S}]$	$C_m [\text{F}]$
Biology(*)	$10^{-8}$	$10^{-10}$
VLSI	$10^{-6}$	$10^{-13}$



(\*) Brette/Gerstner, J. Neurophysiology, 2005

$$C_m \frac{dV}{dt} = -g_{\text{leak}} (V - E_1) + \sum_k p_k g_k (V - E_x) + \sum_l p_l g_l (V - E_i)$$

$p_{k,l}(t)$  exponential onset and decay (PSP shape)


$g_{k,l}$  0 to  $g_{\text{max}}$  ("weights")

effective membrane time-constant  $C_m / g_{\text{total}}$  is time-dependent

„Time“ is imposed by internal physics, not by external control

# 10 Rationales for the Physical Model System

- **Mixed-Signal** (Local analog computation, binary spike communication)
- Driven by **architecture**, not devices (180nm & 65nm CMOS)
- High Neuron **Input Count** (>10.000)
- **Configurability** (cell parameters, connections) -> Universality
- **Scalability** : ChipScale ( $10^5$ ) -> WaferScale ( $10^8$ ) -> Systems ( $>10^9$ )
- **Acceleration** x10.000, consistent time constants (1 day compressed to 10 seconds)
- Short-term und long-term **Plasticity**
- **Upgradability** with unchanged system architecture
- **Hybrid Operation**, closed loop experiments
- Non-Expert User **Access**



Objective : Exploit **configurability** and **acceleration**

- rapid exploration of large parameter spaces
- cover short and long timescale circuit dynamics
- perform computing in the presence of spatial and temporal noise




# BrainScaleS neural network wafer

200.000 AdEx neurons

50 Million synapses

X10.000 acceleration




BrainScaleS  
ScaleS






# Multi-Scale Circuit Structure on an 8 inch CMOS Wafer (180nm)


High Input Count  
**Network Chips**, 400  
Instances on Wafer,  
Length Scale 1 cm  
network routing



**Plastic Synapses**,  
50.000.000 Million  
Instances on Wafer,  
Length Scale 10  $\mu\text{m}$ ,  
**volatile, fast**,  
4-bit SRAM Weights



**AdEx** Neurons, 200.000 Instances on Wafer, Length Scale 300  $\mu\text{m}$ ,  
**NON-volatile, slow**, Analog Floating Gate Parameter Storage  
Poisson Noise Generators




Physical Model, local  
analogue computing,  
binary continuous time  
communication

Wafer-Scale Integration  
of 200.000 neurons and  
50.000.000 synapses on  
a single 20 cm wafer


Short term and long term  
plasticity, 10.000 faster  
than real-time









x 20 : 2500 PCBs







# Scaling up



500 n / 100k s

200k n / 50m s

4m n / 1b s

Big machine in commissioning phase since March 30<sup>th</sup> 2016  
Part the Human Brain Project (HBP) platform system

# Configuration Space 40 MB for a full Wafer

Scope	Name	Type	Description
Neuron circuits (A)	n/a	i <sub>n</sub>	Two digital configuration bits activating the neuron and readout of its membrane voltage
	$g_l$	i <sub>n</sub>	Bias current for neuron leakage circuit
	$\tau_{\text{refrac}}$	i <sub>n</sub>	Bias current controlling neuron refractory time
	$E_l$	s <sub>n</sub>	Leakage reversal potential
	$E_{\text{inh}}$	s <sub>n</sub>	Inhibitory reversal potential
	$E_{\text{exc}}$	s <sub>n</sub>	Excitatory reversal potential
	$V_{\text{th}}$	s <sub>n</sub>	Firing threshold voltage
	$V_{\text{reset}}$	s <sub>n</sub>	Reset potential
Synapse line drivers (B)	n/a	i <sub>l</sub>	Two digital configuration bits selecting input of line driver
	n/a	i <sub>l</sub>	Two digital configuration bits setting line excitatory or inhibitory
	$t_{\text{rise}}, t_{\text{fall}}$	i <sub>l</sub>	Two bias currents for rising and falling slew rate of presynaptic voltage ramp
	$g_i^{\text{max}}$	i <sub>l</sub>	Bias current controlling maximum voltage of presynaptic voltage ramp
Synapses (B)	$w$	i <sub>s</sub>	4-bit weight of each individual synapse
STP related (C)	n/a	i <sub>l</sub>	Two digital configuration bits selecting short-term depression or facilitation
	$U_{\text{SE}}$	i <sub>l</sub>	Two digital configuration bits tuning synaptic efficacy for STP
	n/a	s <sub>l</sub>	Bias voltage controlling spike driver pulse length
	$\tau_{\text{rec}}, \tau_{\text{facil}}$	s <sub>l</sub>	Voltage controlling STP time constant
	I	s <sub>l</sub>	Short-term facilitation reference voltage
	R	s <sub>l</sub>	Short-term capacitor high potential
STDP related (D)	n/a	i <sub>l</sub>	Bias current controlling delay for presynaptic correlation pulse (for calibration purposes)
	$A_{+/-}$	s <sub>l</sub>	Two voltages dimensioning charge accumulation per (anti-)causal correlation measurement
	n/a	s <sub>l</sub>	Two threshold voltages for detection of relevant (anti-)causal correlation
	$\tau_{\text{STDP}}$	g	Voltage controlling STDP time constants

# Configuration Space 40 MB for a full Wafer

Scope	Name	Type	Description
Neuron circuits (A)	n/a	i	Two digital configuration bits activating the neuron and readout of its membrane voltage
Synapse line drivers (B)	$t_r$		
Synapses (B)			
STP related (C)	$\tau_{re}$		
STDP related (D)	$A_{+/-}$ n/a $\tau_{STDP}$	$i_l$ $s_l$ $s_l$ g	Bias current controlling delay for presynaptic correlation pulse (for calibration purposes) Two voltages dimensioning charge accumulation per (anti-)causal correlation measurement Two threshold voltages for detection of relevant (anti-)causal correlation Voltage controlling STDP time constants





Fig. 4: Sector diagram of the parameter space to configure one HICANN chip. For a full wafer, the configuration data volume is 44 MB large.

# Challenge and Opportunity : Variability












# Pyloric rhythm of the crustacean stomatogastric ganglion

20.000.000 model networks created with 17 random cell parameters, fixed connectivity (Neuron)

400.000 networks found with „identical (de-generate)“ timing behaviour in measured biological range


Sensitivity of single parameters within „de-generate“ solutions





Variability has to  
be at the right  
place ...


# Hardware-In-the-Loop



## What for ?

- Calibration
- Learning
- Environment
- Data

Separated ?



## Millions of parameters

- network topology
- neuron sizes and parameters
- synaptic strengths


## Conventional Computer

calibration, learning,  
virtual environment, data



Configure, load

Neuromorphic  
Machines

Read








## Calibration

Make BrainScales like a digital simulator ?


OR

Put variability at the right place !


**By hand ? – By self learning !**



## After hardware in-the-loop calibration




Feed-forward, rate-based. 4-layer spiking network  
MNIST classification on a physical model machine  
performance before and after **hardware in-the-loop learning**



# MNIST classification on a physical model machine

## Neuronal firing activity after hardware in-the-loop learning

label



TimeScales	Nature + Real-time	Simulation	Accelerated Model
Causality Detection	$10^{-4}$ s	0.1 s	$10^{-8}$ s
Synaptic Plasticity	1 s	1000 s	$10^{-4}$ s
Learning	Day	1000 Days	10 s
Development	Year	1000 Years	3000 s
<i>12 Orders of Magnitude</i>			
Evolution	> Millenia	> 1000 Millenia	> Months
<i>&gt; 15 Orders of Magnitude</i>			




# New key features

- Improved parameter storage
- Hybrid plasticity by on-chip processor : **on-chip loops**
  - Input : timing correlations, rates, membrane potentials, external signals
  - Change : synaptic weights, network topology, neuron parameters
- Structured neurons
  - NMDA plateau potentials create non-linear dendrites
  - Calcium spikes for coincidence detection between basal and distal inputs
  - Na spikes (action potentials) communicate with other neurons

## BrainScaleS-2

62 nm prototype chip in the lab



- Evaluation system by mid-2018
- Full-size prototypes and wafer masks by mid-2020

# Final Thoughts

- After 10 years of development the BrainScaleS large scale physical hardware system is being commissioned and delivers first results
- Fully non-Turing, physical model computing can solve established machine learning tasks
- 2<sup>nd</sup> generation physical model systems start to offer very advanced accelerated local learning capabilities and exploitation of dendritic computation

**Goal : Build a continuously learning cognitive machine**

Eric Müller

DEMO : Neuromorphic Hardware In-The-Loop:  
Training a Deep Spiking Network on the  
BrainScaleS Wafer-Scale System

Johannes Schemmel

Training and Plasticity Concepts of the  
BrainScaleS Neuromorphic Systems