SRC Heterogeneous Integration Colloquium

  • Date:
    Tuesday, Sept. 11, 2018, noon–5 p.m. PT
    Location:
    Stanford University, Paul Allen Building,CISX 101, 330 Serra Mall, Stanford, CA, United States
    Event ID:
    E006526

Heterogeneous Integration in Packaging

The ability to package advanced products with increased functionality into smaller form factors and volumes with higher performance, lower power and lower cost presents attractive differentiation for product manufacturers.  While many heterogeneous integration solutions are very application specific with short lead times, it is the focus of this colloquium to identify the highest value, pre-competitive university research on heterogeneous integration to the semiconductor industry.  The following topics will be discussed during the colloquium with respect to the highest value, pre-competitive university research1:

  • Applications:  Mobile, IoT, medical, automotive, high performance computing, defense

  • Components:  Single chip and multi chip packaging, photonics, power electronics, sensors, RF and mixed signal 

  • Design:  System design and simulation tools 

  • Integration Processes:  SiP, 3D, 2.5D, WLP 

  • Cross Cutting Topics:  Enabling materials, emerging research devices, interconnects, test, supply chain and security  

1  Similar topics are discussed in the IEEE Heterogeneous Integration Roadmap from an industry centric perspective.

Attendance at the colloquium is by invitation only.  For more information contact kwok.ng@src.org

4819 Emperor Blvd, Suite 300 Durham, NC 27703 Voice: (919) 941-9400 Fax: (919) 941-9450

Important Information for the SRC website. This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies. If you are not happy with the use of these cookies, please review our Cookie Policy to learn how they can be disabled. By disabling cookies, some features of the site will not work.