

# In-Line Metrology Challenges for Nanosheet Gate-All-Around Manufacturing

Daniel Schmidt

IBM Research, 257 Fuller Road, Albany, NY 12203 schmidt@ibm.com









### 2 nm node – a closer look

Looking into the channel



#### Looking along the channel



### Metrology is key for device performance



### Importance of SRC, and beyond



### Collaboration $\rightarrow$ Connections $\rightarrow$ Opportunities

Successfully submitted a proposal to the MIT-IBM Watson AI Lab together with MIT Professor Rafael Jaramillo

"Application of deep learning to expand the use of spectroscopic ellipsometry for semiconductor device manufacturing"

- → exploring machine learning for ellipsometry to improve sheet-specific nanosheet multilayer stack characterization
- $\rightarrow$  sample exchange
- $\rightarrow$  exposure to immediate metrology needs



## **Not The Outline**

- Overlay Metrology
  - Pattern to pattern alignment
- Critical Dimension Scanning Electron Microscopy (CDSEM)
  - > Top down, lateral dimensions and edge roughness
- Defect Inspection
  - Finding and classifying defects

## **Monitoring Patterning Process**

#### Overlay

Measuring lithographic image placement
with respect to prior patterning
→ top (current) layer is patterned resist

Image-based









### CDSEM

Automated SEM measurements with primary electron beam energies as low as 1 keV → monitor litho (dose, focus) and etch



### image analysis is a key component



Gratiet et al. SPIE 11611 (2021).



Zhou et al. SPIE 11611 (2021).

 $\ensuremath{\mathbb{C}}$  2022 International Business Machines Corporation



### **Defect Inspection**

Optical or e-beam defect inspection for yield improvements; sensitivity or throughput limited

Find and classify defect, trace origin, improve processes and hence yield



M. Malloy et al. Proc. SPIE 7970, 797006 (2011).

© 2022 International Business Machines Corporation

EUV Lithography comes along with stochastic defects

- random line breaks or bridge defect
- random merged or missing contact holes
- $\rightarrow$  process optimization more complex than in the past
- $\rightarrow$  Large area scans required to characterize defect density



L. Meli et al. Proc. SPIE 11147, 1114718 (2019).



## Outline

- Inline Metrology Techniques and Requirements
- Introduction to Nanosheet Manufacturing
- Modules with Key Metrology Steps
  - NS Stack
  - Inner Spacer
  - Channel Release
  - Gate Stack
  - > BEOL
- Beyond Nanosheets
- Summary and Conclusions





## **Typical In-Line Metrology Techniques**







## **In-line Metrology Requirements**



field size on wafer

### Real estate within the exposure field is very expensive

- → scribe lines (dicing streets) may be on the order of 50 to 100 µm and need to fit all essential metrology targets such as:
  - Alignment and overlay marks
  - Blanket targets (e.g. Ellipsometry)
  - Patterned targets (e.g. Scatterometry)
  - Others
- → smallest targets are desired (design rule clean, device-like): allows for more targets to be added or more room for chip area
- → in-die metrology desired where possible: no target area required, "measure where it matters"

### "Time is Money"

 $\rightarrow$  Fast MAM and cycle times required ("minutes per wafer")



## **In-line Metrology Requirements**





### Real estate within the exposure field is very expensive

- → scribe lines (dicing streets) may be on the order of 50 to 100 µm and need to fit all essential metrology targets such as:
  - Alignment and overlay marks
  - Blanket targets (e.g. Ellipsometry)
  - Patterned targets (e.g. Scatterometry)
  - Others
- → smallest targets are desired (design rule clean, device-like): allows for more targets to be added or more room for chip area
- $\rightarrow$  in-die metrology desired where possible:
  - no target area required, "measure where it matters"

### "Time is Money"

→ Fast MAM and cycle times required ("minutes per wafer")



## **GAA Nanosheet Manufacturing**

Si/SiGe Multilayer Stack (a)

NS "Fin" Formation (b)

NS "Fin" Reveal (c)

Dummy Gate Patterning (d)

Gate Spacer Deposition (e)

Fin Recess & Inner Spacer (f)

Dual S/D Epitaxy (g)

Channel Release (h)

Gate-All-Around & Multi-Vt (i)

MOL/BEOL (j)





## **GAA Nanosheet Manufacturing**

Si/SiGe Multilayer Stack (a)

NS "Fin" Formation (b)

NS "Fin" Reveal (c)

Dummy Gate Patterning (d)

Gate Spacer Deposition (e)

Fin Recess & Inner Spacer (f)

Dual S/D Epitaxy (g)

Channel Release (h)

Gate-All-Around & Multi-Vt (i)

MOL/BEOL (j)





### **Nanosheet Stack Epitaxy**



### Multilayer stack determines device performance

- Si layers determine channel thickness and quality
- SiGe layers govern inner spacer, strain, and gate

### **Parameter of interest**

- ✓ Individual sheet thicknesses of all layers
- ✓ Individual Ge concentration
- ✓ Crystal quality (dislocations)
- ✓ Interface quality

### **Metrology Techniques**

- XRR and XRD
- Ellipsometry
- Raman

- PL
- SIMS
- Defect Etch
- TEM, PED

Schmidt et al., SPIE (2021); JM3 (2022).

00

-0.01

-0.008

## **Inner Spacer Module**





Durfee et al. ECS Trans. 104, 217 (2021).

 $\ensuremath{\textcircled{\sc 0}}$  2022 International Business Machines Corporation

# Inner Spacer Formation







#### Etch rate (indent depth) depends on Ge%

- Spacer profile determined at indentation
- Box shape profile is target
  - provides best L<sub>metal</sub> control and variability
  - protection of S/D epitaxy from etch at channel release
- Inner spacer thickness of 5 nm is optimum for performance and C<sub>eff</sub>



## **Inner Spacer Module**





Kal et al., CMC (2022). © 2022 International Business Machines Corporation





#### **Average Indent Monitoring**

- ✓ XRF measure Ge counts
- ✓ Scatterometry
- ✓ ML Model (Scatterometry +  $\Delta$ XRF)

#### **Sheet-Specific Indent Monitoring**

- ✓ Scatterometry
- ✓ ML Model (Scatterometry + TEM)
- → no in-line solution for indent shape or Si sheet cleanliness post inner spacer etch back

16



## **Channel Release**



0.55 Ge% 0.50 **b** 50 0.45 0.40 Stress (GPa) 0.35 0.30 0.25 0.20 0.15 50 70 40 FinCD (nm)

Highly selective SiGe etch to enable gate-all-around formation (selectivity demonstrated of >800:1)

- $\checkmark$  monitor complete removal of sacrificial SiGe  $\rightarrow$  XRF, OCD, SEM
- $\checkmark$  monitor remaining Si sheet thickness  $\rightarrow$  OCD
- ✓ monitor Si sheet strain/stress → Raman
- monitor sheet sagging → AFM, CDSEM, OCD

in-line Raman measurements of
Si sheet strain for different sheet
widths and Ge concentrations
(sacrificial SiGe sheets)
→ agreement with simulations!



## **Gate-All-Around and Multi-Vt**







- ❑ Multi-Vt solution is vital for technology flexibility to address both High-Performance Compute (high drive current → high Vt) and low power mobile applications (low leakage → low Vt)
- Classical approach for Multi-Vt using nWFM and pWFM thickness is not as effective in extremely narrow spaces limited by both Lg and Tsus
- □ Solution: "Volume-less" dipoles at IL-HK interface

- monitor IL/HK thickness uniformity
- monitor Metal A,B thickness uniformity
- monitor dipoles (what, where)
- $\rightarrow$  ideally, sheet-specific



## **BEOL Metrology**



desire to measure M1 line height and CD on device-like target rather than on solid stack

traditional OCD modelling possible but complicated

### → Vertical Travelling Scatterometry (VTS)

Filter irrelevant spectral information for simplified solutions



Schmidt et al., SPIE (2022).

© 2022 International Business Machines Corporation



## What's Next: 2D Materials Characterization





### Graphene cap formation on 300 mm wafers

Nogami et al. IEDM 2021

### Transistors with two-dimensional channels



## Takeaways

Process complexity has increased and so has the amount of metrology required
 → this trend will continue (keywords: backside power, transistor stacking, bonding)

- > in the nanosheet era, metrology is a process enabler, not just yield enhancer
- any decrease in measurement uncertainty translates to improved device performance
- further developments of existing techniques and new lab-to-fab introduction required

2D materials will be coming  $\rightarrow$  material and interface characterization critical

Metrology has been gaining importance and will continue to do so

The future is bright!











## Acknowledgements

Julien Frougier Andrew Greene Curtis Durfee Nicolas Loubet Juntao Li Jennifer Fullam Manasa Medikonda Mike Rizzolo Roger Cornell Mary Breton Cody Murray Theo Standaert Nelson Felix



### Pathfinding Alliance and Ecosystem Partners at Albany, NY





