

## Lemons are for Lemonade

Subramanian lyer (<u>s.s.iyer@ucla.edu</u>)



Center for Heterogeneous Integration and Performance Scaling chips.ucla.edu

UCLA Samueli School of Engineering



## UCLA CHIPS

A UCLA Led partnership to develop Applications, Enablement and Core technologies and the eco-system required for continuing Moore's Law at the Package and System Integration levels and **develop our students & scholars to lead this effort** 

At the university, our main product is our Students. Our research and development is a vehicle to educate and train our students

Our students learn by making mistakes





# Two Examples – the power of mistakes

- Electromigration how a "bad" assignment impacts things in a good way decades later
- Salicide the case of the leaky furnace leads to success in the nick of time
- Embedded DRAMS how some problems just go away if you think hard enough (and wait long enough....)





## Electromigration in fine Al-Cu<sup>\*</sup> wires

UCLA



## Electromigration in fine Al-Cu<sup>\*</sup> wires





#### We don't care when half our sample fails – we worry about the first one failing !



Fig. 3. Variation of sigma of the assured log-normal distribution for different threwidths.

Lesson:

Controlling material variation is perhaps more important than coming up with better median /nominal properties



Fig. 4. Curvulative fullage density for a log-normal distribution plotted as a function of time for different parameters. Note the influence of e-particularly at early times on the curvulative failure density.



UCLA Samueli School of Engineering

### This led to the so-called Sandwich metallurgy



But the new failure mode was by hillock formation: shorts to neighboring wires And passivation cracking

UCLA Samueli School of Engineering





## Two more big events

- The transition from Bipolar chips to CMOS chips
  - The power and currents dropped significantly
  - Electromigration was less of a problem
  - Went back to Al-Cu
- But Wire delay was mounting
  - Made the transition to copper wires
  - Dual damascene with TaN liners

Samueli

UCLA

 Electromigration went away (for a while at least)

School of Engineering









L3 cache used in P5

School of Engineering

UCLA

344 Mb. 430M transistors

Samuel ISIC made at IBM





## Built-in Self Test and repair

Key Enablers: BIST & Redundancy

- •Test at High speed
- •Very large bandwidth but very few pin-outs

•Solution : Since you have access to a high speed logic technology why not build the tester on-chip

•Next step : repair faulty chips!

Samueli

School of Engineering

UCLA





- Hard & Soft Patterns
- Allocates Redundancy
- Tests redundant elements
- Generates Fuse String







Test Determine repairs Move wafer to laser fuser Move repair data to laser fuse Blow laser fuses Take wafer back to tester Test again to verify Hope nothing breaks again ever!

UCLA School of Engineering

- Do not scale & occupy too much space
- Block wiring and C4s
- Need to be exposed
- Can be blown only at wafer level
- Need precise mechanical alignment
- Require a complex laser fuser
- Require multiple wafer handling and data manipulation
  - Net: Laser Fuses are a pain!!

Copper Fuses were even more painful as they corroded as well



## You could heat up a wire till it breaks



But seriously do you want this on your chip?



Poly Si Fuse Programmed by rupture



## The Kinder Gentler Fuse

We need to induce an electrical open without needing material to disappear.



$$\vec{F} = N \frac{D(T)}{kT} Z^* q \vec{E}$$
$$\cdot \vec{F} \neq \mathbf{0}$$
$$= f(T, J^n)$$



Can we employ electromigration of metal lines ?

Modern interconnects are electromigration resistant

Need to control the electromigration and complete in a reasonable

UCLA Samueli School of Engineering











## Further developments

- Optimizing chips for power and performance
- More autonomic functions
- Supply Chain management
- Chip identifiers for authentication
- RFID tags
- Logic compatible 2D OTP







#### Scaling eFUSE



#### Burdened eFUSE cell size (µm<sup>2</sup>)



- After some dramatic scaling, scaling eFUSE scaling saturated
- In "14" nm it reverse scaled
- At the same time there has been another big transition to Hi K metal gate CMOS No more poly-Si gate
- And 3D stacked memory made even more demands on redundancy
- And yet another opportunity to leverage this new material





#### Hafnium Oxide vacancy

Hafnium Oxide is the gate ٠ Hafnium atom Oxygen dielectric of choice for advanced atom CMOS (High K) Released oxygen tom Propensity to form oxygen • vacancies Oxygen vacancy Low formation energy ٠ Vacancy Traps p-Si Metal  $HfO_2$ Traps carriers resulting in threshold shifts Metal - Similar to SONOS not Floating Gate But CMOS compatible!! -HiK/Metal gate Samueli UCLA Band diagram School of Engineering ER FOR HETEROGENEOUS II

#### Clear distinction between low and High states





Can it be used as a replacement for eFUSE with the advantage of limited rewritability ?

- $\Delta V_t \ge \{\sigma V_{ta,\sigma} V_{tb}\}$
- Hi-K/ Metal Gate transistors have inherent fluctuations
- But, shift is larger than the variability due to other sources -> stable memory operations

UCLA Samueli School of Engineering Kothandaraman et al (2015)



#### Hardware Results – Multi-Time Programming



#### Use of CTT as analog memory



Samueli

School of Engineering

UCLA





#### Stability of the Dot Product Engine

 Measurement time contributes to the difference between measured and calculated weighted sum Input • Weight matrix = Output



## Recap

- Reliability issues are not necessarily bad news
- When used judiciously, they can be leveraged to solve other reliability and yield problems





# Salicide – the case of the leaky furnace



Samueli

School of Engineering

UCLA

- Bake off between different metal candidate: Ti vs Pt, Ni, Co
- Ti was preferred because of its higher temperature stability but it required extreme purity of the annealing gas
- But it formed by Silicon diffusion through the formed silicide to the metal silicide interface
- The others formed by metal diffusion through the silicide into the silicon



## Why is this important ? -Bridging





## The leaky furnace

- Every now and then a leak would develop in the furnace
  Usually because we let it cool too fast
- In those cases, the resistance of the silicide would be very high

But there would be no bridging





## So, what was happening ?











Fig. 12. Lateral formation of TiSi<sub>2</sub>. a: Structure. b: SEM micrographs for 4000Å Ti on a 1000Å thick SiO<sub>2</sub> window after 8h at 600°C and Ti etch. The N<sub>2</sub> annealing arrests lateral migration completely, as compared to He annealing. Note that the N<sub>2</sub> annealed surface exhibits a rough surface morphology.



The solution was to stop annealing in pure He and anneal in Forming gas





# Titanium Salicide wins round one!

- Titanium Salicide had a ling run all the way to 0.25  $\mu m$  in Logic and Memory and well below 90nm in BiCMOS
- There were many process enhancements that were needed to scale it to these dimensions
  - But I decided to quit when I was ahead





# Building embedded DRAM

- The challenges of Building a DRAM in logic technology
  - Logic is leaky compared to DRAM
  - But logic transistors are significantly higher performance
- The world was divided:
  - The DRAM guys: you can never make a DRAM in Logic technology (that's why we have DRAM technology)
  - The Logic guys: DRAM technology cannot be used for Logic it sucks
- The challenge was retention time





## But was it ?





## The parable of the two Alaskan Hikers



UCLA Samueli School of Engineering



# In cache applications date gets stale withing a few clock cycles

So, retention just needs to be a few clock cycles : 100's of nano Secs vs 100's of milli Secs

And the refresh rate is completely controllable by the system unlike in a commodity DRAM





To Conclude

I would like to thank my management and colleagues during my long career at IBM for not just tolerating me but encouraging me to make mistakes and learn Never forget what you learned – it can come in useful later

Be observant: experiments that go wrong offer useful clues – even if you did not plan the mistakes

Sometimes roadblocks are not



UCLA Samueli School of Engineering