

SUPREME – a JUMP2.0 center Overview

April 26, 2023 SAB-Director F2F Meeting, @ADI Huili Grace Xing, Cornell University Tomas Palacios, MIT



Overview

- SUPREME Team overview
- Thrusts
- Q&A (~45 min)




JUMP 2.0, Tentative Annual Review Dates


Center	Tentative Dates	Tentative Location
COCOSYS	May 16-17, 2023	Atlanta, Georgia Tech
CUBIC	June 27-28, 2023	NYC, Columbia
SUPREME	August 2-3, 2023	Ithaca, Cornell University
CHIMES	September 5-6, 2023	State College, Penn State
ACE	October 4-5, 2023	Urbana, UIUC
COGNISENSE	October 11-12, 2023	Atlanta, Georgia Tech
PRISM	October 8-9, 2023	La Jolla, UCSD



14 Universities – 1 Center







SUPeRior Energy-efficient Materials and dEvices







Grace Xing Tomas Palacios Graugnard



van de Walle



Eric Pop



SRC

Giustino



Rondinelli



Chris Hinkle

Asif Khan

SUPeRior Energy-efficient Materials and dEvice





Farhan Rana

Kai Ni



Mike Niemier James Hwang Debdeep Jena Dan Ralph



Daniel Gall



Bilge Yildiz





Luqiao Liu





Judy Cha



Yale



















RIT



6













Cornell University

Rensselaer


Organization Chart

SUPeRior Energy-efficient Materials and dEvices





SRC



SRC

9




Materials Discovery & Processing: Taming new materials and new physics.


Accelerated Materials Discovery

AI-assisted Synthesis & Manufacturing

Processing & Metrology










Materials Discovery and Processing Accelerated Materials Discovery Al-assisted Synthesis and Manufacturing Processing and Metrology

ds: VPte, MoNie, Nilre = Conductive borides; YCoeBe, NbFeB, MneB = Topological semimetals; CoSn, MoP, MoP

Roadmapping to ensure system-level impact



Roadmapping to ensure system-level impact

14

Metric	2T-1MTJ	FeFET	2T eDRAM
Destructive Read?	No	No	No
Program voltage	< 0.5 V	1.8V	1V
Write energy	10-50 fJ	< 1 fJ	< 1 fJ
Write delay	< 1 ns	< 10 ns	1-10 ns
Read speed	< 1 ns	< 1 ns	< 1 ns
Endurance	> 10 ¹⁵	> 10 ¹²	> 10 ¹²

Benchmarking against

target device metrics

Channel Oxide

Hold Gate

RG

WG

SiO₂

p-Si

Electrolyte

magnet

magnet

1 1

reference

SAF

Roadmapping to ensure system-level impact


Electrical interconnects

- >9X lower line resistance at 8 nm ½-pitch
- >80% specular surface scattering

Inter-chip optical interconnects

- ≤ .01 I3 laser size, ≥ 160 GHz direct mod speed
- ≤ 2 ps laser turn on time





Thrusts & PIs





Thrust 1: Digital and Analog





Debdeep Jena Tomas Palacios Thrust Lead Co-Lead





H. Grace Xing

Eric Pop



James Hwang Farnaz Niroui




Dan Ralph





Project 1.1: Digital Logic and Control


Project 1.2: Next Generation Analog **And Mixed Signal**

Project 1.3: High Frequency and THz Devices










Convergence with CUBIC, COGNISENSE, CHIMES


Theme 3: Wireless Circuits and Technology



Cogni Sense

CHIMES CENTER FOR HETEROGENEOUS INTEGRATION OF MICRO ELECTRONIC SYSTEMS

Theme 3: Monolithic 3D (M3D) Densification and Diversification on Silicon Platform






Thrust 2: Memories and Applications



Thrust-2 : Memories and Applications



Task 2.8: Materials-driven application-level analysis

95.5

94.4

93.3

92.3

• Objective

- Couple application-level memory and storage requirements for grand challenge studies in COCOSYS, CUbiC, COGNISENSE, ACE, & PRISM to materials development and discovery
- Push innovation in SUPREME memories to end-toend evaluations in other centers


• PI/Collaborators: Mike Niemier (lead)

- **SUPREME:** Khan, Ralph, Liu, [many other task Pls]
- **COCOSYS:** Datta, Gupta, Naeemi, Raghunathan, Yu
- ACE: Martinez
- [continuing to establish links with other centers]

• Innovative claims

- Metric "ceilings", identification of unique compute capabilities of advanced memory technologies at application-level
- Year 3 accomplishment goals
 - <u>Representative example with COCOSYS</u>: systematically evaluate MANNs across multiple FOM + identify, evaluate proxies for transformer, RecSys






Convergence with PRISM, CHIMES & COCOSYS



Processing with Intelligent Storage and Memory


Theme 3: Devices and circuits



Staircase BL plug

CHIMES CENTER FOR HETEROGENEOUS INTEGRATION OF MICRO ELECTRONIC SYSTEMS

Theme 3: Monolithic 3D (M3D) Densification and Diversification on Silicon Platform





Thrust 3: Interconnects and Metrology



Thrust 3

Thrust 3: Interconnects and Metrology

New materials: discovery and synthesis
New processes and devices
New high-throughput characterization schemes

Project 3.1 Materials for Electrical Interconnects

• Anisotropic Fermi surface conductors

Topological semimetals
Engineering metal-metal and metal dielectric interfaces
Accelerated materials discovery platforms
Material synthesis

Project 3.2 Materials and Devices for Optical Chip-to-Chip Interconnects

Nanoscale semiconductor lasers, LEDs, and detectors
Ultra-compact broadband optical modulators



Project 3.3 Material Characterization and Metrology

• Nanoscale imaging: in-situ TEM studies

Optical, terahertz, spin resonance characterization
High-throughput electronic characterization

Thermal engineering, modeling and characterization
Surface and interface characterization

Project 3.4 Interconnect Benchmarking

• Benchmark new interconnect ideas with respect to system level performance benefits





Task 3.1 Materials discovery and benchmarking for interconnects $\leq 8 \text{ nm}$

• Objective

- Materials discovery/benchmarking
- Demonstrate interconnect solution which outperforms Ru, Cu, Co

• PI/Collaborators:

• Daniel Gall (lead); Tang, Cha, Rana

• Innovative claims


- *In situ* measurements of intrinsic resistivity scaling
- Directional conductors
- Synthesize theoretically predicted conductors

• Year 3 accomplishment goals

- Quantify resistivity scaling in boride, oxide, and directional conductors.
- Blanket layer stack with $>1.5 \times 10^{15} \Omega^{-1} m^{-2}$.




Epitaxial Layers



Predicted Fermi \Box_0 surface of Cr₂AlC


Directional conductors

 5×10^5 m/s



In situ Transport

Explore new materials (e.g. CoSn)



27

Task 3.4: Materials and Designs for Nanoscale Light Sources

• Objective

• Materials and designs for nanoscale semiconductor lasers and LEDs for chip-to-chip optical interconnects

• PI/Collaborators:

• <u>Farhan Rana (lead)</u>; Jing Kong, Hong Tang, Mike Niemier, Xing/Jena, CHIMES PIs

• Innovative claims


- Use new materials for BEOL integration: e.g. 2D materials
- Use new materials for lower optical losses: e.g. transition metal nitrides
- Benchmark system level performance gains/

• Year 3 accomplishment goals

- Direct current modulation with CMOS electronics
- > 80 Gb/s data rates, < 5 fJ/bit EO transduction, & < 0.1 sq-microns footprint
- Highly directional output



State of the art (not compact and power hungry) \rightarrow new designs



Task 3.10 Accelerated Materials Platform and Interconnects

• Objective

- Develop high-throughput materials synthesis and characterization techniques
- Make new interconnects that can outperform Cu and Ru at scaled dimensions

• PI/Collaborators:

• <u>Chris Hinkle (lead)</u>; Rondinelli, Gall, Cha, Pop


• Innovative claims

- 10-100x speedup in materials synthesis/characterization
- Active learning experiments with ML-guided materials characterization
- New interconnects predicted by highthroughput and de novo theory

• Year 3 accomplishment goals

- ML-guided diffraction, XPS, ellipsometry, scanning microwave impedance microscopy
- Interconnect materials with lower resistivity than Cu and Ru at < 200 nm² conductor area





Time (s)

Task 3.11: Thermal Engineering & Materials for 3D Integration

• Objective

• Electro-thermal co-design of materials, devices, interconnects

• PI/Collaborators:

• <u>Eric Pop (lead)</u>; Hinkle (mater.), Giustino (model), Xing, Gall, Cha, Theme 6 Center


• Innovative Claims:

- Thermal modeling of 2D and RF transistors + topological interc.
- Unique thermal measurement capability (Raman, SThM)

• Year 3 Accomplishment Goals:

- Electro-thermal model of 2D and RF transistors, including finite-element and (approximate) analytic models
- Clear guidelines for optimization of heat spreading, e.g. material property vs. thermal boundary resistance






Convergence with PRISM & CHIMES




Processing with Intelligent Storage and Memory






Metrology




CHIMES CENTER FOR HETEROGENEOUS INTEGRATION OF MICRO ELECTRONIC SYSTEMS

Theme III: Ultra-dense Heterogeneous Interconnect & Assembly



Theme IV: Materials Behavior, Synthesis, Metrology & Reliability







Thrust 4: Materials Discovery and Processing



Thrust 4 Investigators and relation to Center





Thrust 4 Vision & Mission

Materials Discovery

Leads



Team meetings TBD

Workshop (TBD)




High throughput





Advanced Processing

Leads



Team meetings Every Monday at 3:30pm ET

Workshop (TBD)



In the context of devices



Thrust 4 Topics

13 tasks focusing on 4 classes of materials

2D Materials (e.g. TMDs and more)
Large Gap Channel Materials (e.g. GaN,oxides)
New Ferroelectrics, high-K and Nonlinear Materials (e.g. AlScN,perovskite oxides)
Ionic materials for Electrochemical RAMs (oxides,oxynitrides,etc)



Thrust 4 Tasks

2D Materials

Ferroelectric & nonlinear materials

Large gap channel materials

lonic synapses

Task 4. I	High-throughput discovery of high-mobility 2D channel materials			
Task 4.2	High-quality 2D materials discovery and growth via BEOL compatible approaches			
Task 4.3	Artificial Intelligence-Assisted Synthesis and Integration Optimization of 2D Materials (eg G/BN)			
Task 4.4	ontrolled Etching of 2DTMD Films Using Electron-EnhancedAtomic Layer Etching with Reactive Background Gas			
Task 4.5	viscovery of high mobility p-type nitride semiconductors for wide bandgap CMOS (eg GaN)			
Task 4.6	<i>n</i> -type and <i>p</i> -type oxide channel materials for complementary transistor technology (eg PdO)	Schlom		
Task 4.7	AIScN and related alloys as nonlinear optical and piezoelectric materials		alle	
Task 4.8	New ferroelectric and High-K materials (theory, epitaxy, and ALD)	Jena		
Task 4.9	Discovery of channel materials with the highest sensitivity of electronic conductivity to proton insertion	Yildiz		
Task 4.10	BEOLArea-SelectiveAtomic Layer Deposition of Conformal Crystalline 2D Materials (egTMDs)	Graugnar	d	
Task 4.11	Atomic Layer Deposition of Ultrahigh-k Dielectrics (eg BaHfO3)	Graugnard		
Task 4.12	Inherent Selective Atomic Scale Processing			
Task 4.13	Active and Physics-Informed Machine Learning for Accelerated Materials Discovery (eg ME/FE oxides)		Rondinelli	




Convergence with PRISM & CHIMES



Processing with Intelligent Storage and Memory


Theme 3: Devices and circuits





CHIMES CENTER FOR HETEROGENEOUS INTEGRATION OF MICRO ELECTRONIC SYSTEMS

Theme IV: Materials Behavior, Synthesis, Metrology & Reliability



Advanced Processing – a Inter-Center Topic

Elton Graugnard



SUPREME PIs





& PRISM PIs & CHIMES PIs

Workshop (TBD)



Organization Chart: SUPREME Thrust-Liaison Meetings on every Wednesday@4pm ET (sign up for SUPREME task)





40

Q&As

