

Compute-in-Memory and AI Accelerator Technologies for the Sub-18Å Era

SRC Industry Talk, August 2023

Ram K. Krishnamurthy

High Performance and Low Voltage Circuits Research

Circuits Research Lab, Intel Labs

Intel Corporation, Hillsboro, OR 97124, USA

ram.krishnamurthy@intel.com

DATA DEFINES THE FUTURE

The Economist

Obama the warrior
Misgoverning Argentina
The economic shift from West to East
Genetically modified crops blossom
The right to eat cats and dogs

18 JANUARY 27th - MARCH 11th 2012

The data deluge

AND HOW TO HANDLE IT: A 14-PAGE SPECIAL REPORT

The Economist

Crunch time in France
Ten years on: banking after the crisis
South Korea's unfinished revolution
Biology, but without the cells

18 JANUARY 27th - MARCH 11th 2012

The world's most valuable resource

Data and the new rules of competition

POPULAR SCIENCE

THE FUTURE NOW

THE CONTROL CENTERS

Using Data to Feed the World, Solve Cold Cases, Battle Malware, Predict Our Fate & More

OFFICER ALGORITHM
Can a Crime Be Prevented Before It Begins? > 38

NEW WAYS OF SEEING
A Gallery of Extraordinary Infographics > 48

SPECIAL ISSUE

DATA IS POWER

HOW INFORMATION IS DRIVING THE FUTURE

8-PAGE SPECIAL POSTGRADUATE SURVIVAL GUIDE 8TH BIRTHDAY ISSUE!

COSMOS

THE SCIENCE OF EVERYTHING

THE END OF VIOLENCE
Steven Pinker on the new peace > 36

DEFEATING POLO
Will politics jeopardise a cure? > 68

FRAUDS AND FAKES
Science's biggest scams > 74

GENIUS OF DOGS
Inside the canine brain > 82

IS data THE NEW GOD?

How tracking your digital trail could predetermine your future – and why you'll benefit from today's data deluge. > 66

Preventing cybercrime

GALAXIES AND NEBULAE • CANCER VACCINES • WHALES • FICTION • REVIEWS

DATA-CENTRIC INNOVATION SUMMIT


Other names and brands may be claimed as the property of others.





The Data Problem

We are **generating data** at a **faster** rate than our ability to **analyze, understand, transmit, secure and reconstruct** in real-time



Performance Democratization

Digitize Everything



1980

Network Everything



1990

Mobile Everything



2000

Cloud Everything



2010

2020

100B
INTELLIGENT
CONNECTED
DEVICES

Distributed Intelligence



Compute

10^{18}

10^{15}



10^9

10^4

10^2

Exascale
For Everyone

Compute and Memory Challenges for AI



- Compute demand growth rate: Doubling every 3-4 months
- Memory capacity growth rate: 10X per year

INTRODUCING SECOND GENERATION INTEL® XEON® SCALABLE PROCESSORS

PROCESSOR SKU STRUCTURE



INTEL® XEON®
PLATINUM 9200
PROCESSORS



A NEW CLASS OF
ADVANCED
PERFORMANCE

INTEL® XEON®
PLATINUM 8200
PROCESSORS



INTEL® XEON®
GOLD 6200
PROCESSORS



INTEL® XEON®
GOLD 5200
PROCESSORS



INTEL® XEON®
SILVER 4200
PROCESSORS



INTEL® XEON®
BRONZE 3200
PROCESSORS



**BUILT-IN
VALUE**

**UNINTERRUPTED
LEADERSHIP WORKLOAD
PERFORMANCE**

**GROUNDBREAKING
MEMORY INNOVATION**

**EMBEDDED
ARTIFICIAL INTELLIGENCE
ACCELERATION**

**HARDWARE ENHANCED
SECURITY**

**ENHANCED
AGILITY & UTILIZATION**

INTEL.COM/XEONSCALABLE



INTELLIGENCE FOUNDATION



INTEL® XEON® SCALABLE PROCESSORS

2017

1ST GEN
AVX-512

FIRST BUILT-IN AI
ACCELERATION

2019

2ND GEN
INTEL® DEEP LEARNING BOOST

UP TO **30X** IMPROVEMENT IN AI
INFERENCE PERFORMANCE

2020

3RD GEN
INTEL® DL BOOST EXTENSIONS

UP TO **60%** INCREASE IN AI
TRAINING PERFORMANCE

Up to 14X AI performance improvement with Intel® Deep Learning Boost (Intel DL Boost) compared to Intel Xeon Platinum processor (April 2019). See configuration disclosure for details. Up to 60% performance improvement with Intel® Deep Learning Boost (Intel DL Boost) is a projection based on Intel internal measurements using pre-production hardware/software as of December 2019. All products, computer systems, dates, and figures are preliminary based on current expectations, and are subject to change without notice. No product or component can be absolutely secure. For more complete information about performance and benchmark results, visit www.intel.com/benchmarks.

AI Has Moved to the Edge

Edge Devices

Cloud Computing

High Privacy



Low Latency

High Availability




Energy Efficient

Thermal Budget



Power Source

Memory Capacity



Computing Resource

*Algorithm &
Hardware
Advancement*

AI



Source: L. LOH, isscc 2020

THE EDGE OPPORTUNITY...AND CHALLENGE



 Tractica

“Cameras grow at highest CAGR.”



“75% of AI hardware will be at the edge.”



“The success of AI on edge needs clever optimization techniques on limited power.”



Diversified Workload & Increasing Demands

0.1 TOPS
1 TOPS/W

1 TOPS
3 TOPS/W

10 TOPS
10 TOPS/W

100 TOPS
30 TOPS/W

Vision Perception

Vision Construction


Visual Quality

Multi-Streaming




Source: L. LOH, isscc 2020

Intel Process Technology




Moore's Law




Moore's Law continues

when combining the power of processing and packaging innovation

Go Wider: Within Package Interconnect Scaling



Normalized Energy



Source: [facebook](#)

Memory Bottleneck

- Performance gap between processor and memory

Von Neumann Bottleneck


- Huge energy consumption of memory



- Reduce data movement between processor and memory



- Computation-in-Memory (CiM)








Operation	Energy [pJ]	Relative Cost
32 bit int ADD	0.1	1
32 bit float ADD	0.9	9
32 bit Register File	1	10
32 bit int MULT	3.1	31
32 bit float MULT	3.7	37
32 bit SRAM Cache	5	50
32 bit DRAM Memory	640	6400

Source: Song Han et al. "EIE: efficient inference engine on compressed deep neural network," ISCA 2016.

SC2-6: Alternate Technologies for SRAM, Hai Li, Duke University, *IEDM*, 2020. Source: K. Takeuchi, IRPS 2023

Compute-in-Memory Motivation



- Data movement is costly
- Multiply-accumulate (MAC) operation
- Massively parallel processing
- Beyond von Neumann architecture




Reduction in Data Movement

Compute-in-Memory Challenges

- TOPS/W versus Precision









Intel Labs Analog CIM Architecture Overview




H. Wang et al, IEEE VLSI Circuits Symposium 2022

Opportunities for in-memory/near-memory Process and Circuit Innovation (Both Digital and Analog/Mixed-Signal)




COMPUTE NEAR MEMORY CHALLENGES AND OPPORTUNITIES





E. Sumbul, R. Krishnamurthy et al, IEEE ESSCIRC 2021

10nm Near Memory Computing AI Inference Accelerator



- 4 CNM cores with 8KB of weight memory and 64 8b multipliers
- Supports memory-intensive batch-1, large-batch, and in-place convolution


10nm Near Memory Computing Measurement Results



- Peak throughput 170 8b TOPS @ 0.9V that scaled up with number of CNM cores
- NTV operation down to 450mV decreases energy by 3.1x to 2.9 8b TOPS/W
- Variable precision improves energy efficiency by 11.4x to 33.0 1b TOPS/W

G. Chen, R. Krishnamurthy et al, IEEE European Solid-State Circuits Conference 2021


10nm Binary Neural Network Inference Accelerator



- Array of 128 Memory Execution Units (MEU) combine latch base memory and inner product compute in fine grain manner to minimize interconnect energy
- Central controller manages data flow from four 256b memory banks to MEUs
- 2 latch words per MEU enables data reuse reducing input bandwidth by 2x


Comparison to Previously Published BNNs

	[2]	[3]		[4]		[5]		This Work	
Digital or Analog	Analog	Analog		Digital		Digital		Digital	
Technology (nm)	65	28		65		28		10	
Area (mm ²)	12.6	4.6		4.8		1.4		0.39	
Num MACs	-	65,536		-		65,536		131,072	
Mem Capacity (KB)	295	328		104		328		161	
KB/mm ²	23	71		22		234		414	
Voltage (V)	0.68, 0.94, 1.2	0.6, 0.8, 0.6, 0.53	0.6, 0.8, 0.8, 0.8	0.54	1.15	-	0.37	0.75	
Frequency (MHz)	100	1.5	10	25	200	6.0	13	622	
Power (mW)	22	0.094	0.899	-	-	1.5	5.6	607	
TOPS	19	0.072	0.478	-	14.9	0.35	3.4	163	
TOPS/W	866	772	532	140	-	230	617	269	
TOPS/mm ²	1.5	0.02	0.10	-	3.1	0.25	8.8	418	




**P. Knag, R. Krishnamurthy et al, IEEE Journal of Solid-State Circuits
Invited Paper, April 2021**

Compute Near Last Level Cache (CNC)




Vector Processing

Small Vector RF Capacity
Low BW to LLC




Accelerator

Highest Energy Efficiency
Least General Purpose



Compute near Cache

High memory capacity
High memory BW




Processing in DRAM

Highest memory capacity
DRAM processing

- CNC enables fine grain mixing of near-memory vector and GP scalar computation
- High BW access to highest capacity on-chip memory instead of RF/scratchpad


Compute Near Last Level Cache of RISC-V Multiprocessor



- 8-core RV64GC processor with 128 INT8 MACs near 512kB shared, distributed LLC
- CNC ISA extension with support for virtual addressing and cache coherence


G. Chen, R. Krishnamurthy et al, IEEE VLSI Circuits Symposium 2022 & JSSC Journal Invited Paper April 2023

Intel 4 Silicon Implementation of 8-Core RISC-V



- 1.15GHz Intel 4 test-chip runs programs in C++ with inline CNC and boots Linux
- CNC circuits add 1.4% area overhead over baseline core + LLC design
- Flip-chip packaged with PLL and 32b IO to FPGA chipset

8-Core RISC-V DNN Layer Performance in Intel 4





Measured for dense operation (no sparsity)

- Fully Connected Layers: up to 46× higher performance and 52× lower energy
- Convolutional Layers: up to 27× higher performance and 29× lower energy

Domain-Specific Computation Enables Workload Optimization which Drives Performance and Efficiency

- Tailor architecture by application
- Adapt algorithms to use lower precision math formats for significant improvements in energy efficiency



Source: L. Su, ISSCC 2023



Sapphire
Rapids

* ISSCC 2022

Intel Advanced Matrix Extensions (Intel AMX)


Tiled Matrix Multiplication Accelerator

TILES – Data Structure

- New expandable 2D register file – 8 new registers, 1Kb each
- Supports basic data operators: load/store, clear, set to constant, etc.
- TILES declares state and is OS-managed by XSAVE architecture

TMUL – Accelerator Operations


- Set of matrix multiplication instructions, first operators on TILES register files
- A MAC computation grid calculates “tiles” of data
- TMUL – performs Matrix ADD-MULTIPLY ($C=A*B$) using three Tile register ($T2+=T1*T0$)
- TMUL requires TILE to be present



8x

operations / cycle / core
relative to VNNI 256 int8


Multi-precision Neural Networks Matrix Multipliers



Simple Neural Network

- Matrix-multiply: power, performance, and area limiter
- Large matrices with many iterations
- Specialized architectures enable higher performance and energy efficiency
- Varying numeric requirements (FP16/INT16/INT8) across applications
 - Require low overhead reconfigurable circuits
- Varying matrix sparsity across applications
 - Optimized circuits can take advantage of sparsity


Variable Precision Matrix Multiply Accelerator



- 4x4 systolic array
- Fabric reconfigures to optimize data movement in dense/sparse mode
- Reconfigurable MAC with signed/unsigned INT16/4xINT8/FP16 support


M. Anders, R. Krishnamurthy et al, VLSI Circuits Symposium 2018

14nm Chip Micrograph and Nominal Performance




Mult/Acc Mode	Nominal (750mV, 25°C)
FP16/FP32	800MHz, 42.7mW, 0.6TFLOPS/W
INT16/INT48	940MHz, 37.6mW, 0.8TOPS/W
INT8/INT24	1.06GHz, 47.7mW, 2.9TOPS/W

Matrix Multiplier Energy Efficiency Measurements




- Efficiency increases 4X from nominal 750mV to near threshold voltage
- Peak energy efficiency range from 2.97TFLOPS/W (FP16) to 11.3TOPS/W (INT8)

The Future – Zetta Flop Systems





Roadmap to Lower Voltage Operation




Low voltage operation requires careful selection and optimization of storage elements

Memory Challenges in AI Accelerators





- AI accelerators are built using a large array of processing elements (PEs) containing small capacity local register files (RFs)
- Register files contribute a significant amount of power (39%) and area (35%) within the PEs

Static AI Register File Micrograph



S. Hsu, R. Krishnamurthy et al, IEEE VLSI Circuits Symposium 2022

Register File Frequency/Power Measurements



- Ultra-low voltage operation at 325mV, 100°C consuming 36.7 μ W, 60MHz


“Extreme” efficiency research



Extreme
Energy
Efficiency



Fine-Grain
Power
Management



Efficient
Memory
Subsystem



Self-Aware
Computing
Operation



Programming
for Extreme
Parallelism

System-Wide Breakthroughs Needed Across the Board



intel® Look Inside™

intelligence Inside