Hetero-integrated III-V 3D CMOS on InAs/GaSb

  • Authors:
    Heng Wu (Purdue), Peide Ye (Purdue)
    Publication ID:
    P084438
    Publication Type:
    Paper
    Received Date:
    21-Jun-2015
    Last Edit Date:
    22-Jun-2015
    Research:
    2288.001 (Purdue University)

Abstract

This paper presents a study on III-V 3D nanoscale CMOS on the lattice-matched InAs/GaSb system. Process development was firstly conducted to realize the hetero-integration of InAs nanowire and GaSb fin on the same substrate through a selective wet etching method. Based on this, InAs gate all around (GAA) nanowire MOSFETs are demonstrated by a top-down approach for the first time, showing good ON-and OFF-state performance. Furthermore, interface passivation technique for GaSb is studied and preliminary results on GaSb p-FinFETs are obtained.

Past Events

  Event Summary
20–22 September 2015
SRC
SRC
TECHCON 2015
Sunday, Sept. 20, 2015, 8 a.m. — Tuesday, Sept. 22, 2015, 10 p.m. CT
Austin, TX, United States
Technical conference and networking event for SRC members and students.

4819 Emperor Blvd, Suite 300 Durham, NC 27703 Voice: (919) 941-9400 Fax: (919) 941-9450

Important Information for the SRC website. This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies. If you are not happy with the use of these cookies, please review our Cookie Policy to learn how they can be disabled. By disabling cookies, some features of the site will not work.