Interconnect Design for Evolutionary, and Revolutionary Transistor Technologies

  • Authors:
    Azad J. Naeemi (Georgia Tech), Divya Madapusi Srinivas Prasad (Georgia Tech)
    Publication ID:
    P090659
    Publication Type:
    Paper
    Received Date:
    5-Apr-2017
    Last Edit Date:
    5-Apr-2017
    Research:
    2624.001 (Georgia Institute of Technology)

Abstract

Interconnects are increasingly contributing to the overall delay at advanced technology nodes. It is becoming increasingly important to study the dynamics between the transistor and interconnect parasitics, and optimize interconnect geometries for every device option to enable optimum performance and power. Prior work has shown that interconnect resistance becomes more important than interconnect capacitance in the FinFET technology era. It is shown that with new transistor innovations like FDSOI, and the TFET technology, the implications on the BEOL design paradigm is contrasting to the prior findings with the FinFET technology. For devices like TFET, which are highly resistive, and have low device capacitance, the circuit delay can be improved by sizing interconnects to have lower capacitance, at the cost of higher resistance.

4819 Emperor Blvd, Suite 300 Durham, NC 27703 Voice: (919) 941-9400 Fax: (919) 941-9450

Important Information for the SRC website. This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies. If you are not happy with the use of these cookies, please review our Cookie Policy to learn how they can be disabled. By disabling cookies, some features of the site will not work.