Report on the Tape-out and Post-layout Simulation Results of a 1GS/s, 12b Time-interleaved SAR ADC

  • Authors:
    Yuan Zhou (UT/Dallas), Hai Huang (UT/Dallas), Yun Chiu (UT/Dallas)
    Publication ID:
    P090716
    Publication Type:
    Deliverable Report
    Received Date:
    18-Apr-2017
    Last Edit Date:
    3-May-2017
    Research:
    1836.157 (University of Texas/Dallas)

Research Report Highlight

TxACE researchers at UT/Dallas summarize the tape out and simulation results on a 12b 4-way time-interleaved SAR ADC designed in 65 nm CMOS. Calibration is used for the inter-channel gain, offset, and skew mismatches.

Abstract

This report summarizes the tape-out and post-layout simulation results of a 4-way time-interleaved SAR ADC array in 65nm CMOS to achieve the 12b, 1GS/s specs. It consists of 4 single channel pipelined SAR ADCs operating at a 250MS/s conversion rate. The design is based on our previous work. The calibration algorithm is implemented in this work to calibrate the inter-channel gain, offset and skew mismatches.

4819 Emperor Blvd, Suite 300 Durham, NC 27703 Voice: (919) 941-9400 Fax: (919) 941-9450

Important Information for the SRC website. This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies. If you are not happy with the use of these cookies, please review our Cookie Policy to learn how they can be disabled. By disabling cookies, some features of the site will not work.