Post-Silicon Layout Sensitivity Mining: A Pathway to Defect-Driven Test Quality and Yield Improvement
This annual report outlines research accomplishments and plans for future work.
|CAD and Test Review|
Monday, May 15, 2017, 1 p.m. — Tuesday, May 16, 2017, 2 p.m. ET
Atlanta, GA, United States