Celerity: An Open Source RISC-V Tiered Accelerator Fabric

  • Authors:
    Tutu Ajayi (Univ. of Michigan), Khalid Al-Hawaj (Cornell), Aporva Amarnath (Univ. of Michigan), Steve Dai (Cornell), Scott Davidson (UC/San Diego), Paul Gao (UC/San Diego), Julian Puscar (UC/San Diego), Anuj Rao (UC/San Diego), Austin Rovinski (Univ. of Michigan), Loai G. Salem (UC/San Diego), Ningxiao Sun (UC/San Diego), Luis Vega (UC/San Diego), Bandhav Veluri (UC/San Diego), Xiaoyang Wang (UC/San Diego), Shaolin Xie (UC/San Diego), Chun Zhao (UC/San Diego), Ritchie Zhao (Cornell), Christopher Batten (Cornell), Ronald Dreslinski (Univ. of Michigan), Ian Galton (UC/San Diego), Rajesh K. Gupta (UC/San Diego), Patrick Mercier (UC/San Diego), Mani Srivastava (UCLA), Michael Taylor (UC/San Diego), Zhiru Zhang (Cornell), Gai Liu (Cornell), Christopher Torng (Cornell), Atieh Lotfi (UC/San Diego)
    Publication ID:
    Publication Type:
    Received Date:
    Last Edit Date:
    2384.009 (University of Michigan)


Celerity is an SoC architecture developed in 16nm TSMC 16FFC FinFET technology, in nine months from PDK access to tapeout, as part of the DARPA CRAFT program that seeks to develop new methodologies for rapid chip development. The 25 mm2 SoC will be on the April 24th 2017 DARPA TSMC 16nm shuttle and will be back in the lab before the Hotchips conference is held.

Celerity was developed by a team of junior graduate students working across four universities - UCSD, U. Michigan, Cornell, and UCLA. Celerity is 100% open source at the RTL level. The students carried the design end-to-end from RTL to GDS handoff using Synopsys DC and Cadence Innovus. Celerity is possibly the most complex SoC developed to date in academia.

4819 Emperor Blvd, Suite 300 Durham, NC 27703 Voice: (919) 941-9400 Fax: (919) 941-9450