SAT-based Methods for Scalable Synthesis and Verification
This presentation summarizes research results after the first year of the project.
|Computer-Aided Design and Test - Verification and System Logic & Physical Design Review|
Monday, June 19, 2017, 8 a.m.–5:30 p.m. CT
Austin, TX, United States