Chip-level ESD-induced Noise on Internally and Externally Regulated Power Supplies

  • Authors:
    Yang Xiu (UIUC), Nicholas Thomson (UIUC), Robert Mertens (NXP), Collin M. Reiman (UIUC), Elyse Rosenbaum (UIUC)
    Publication ID:
    P091112
    Publication Type:
    Presentation
    Received Date:
    14-Jun-2017
    Last Edit Date:
    14-Jun-2017
    Research:
    1836.141 (University of Illinois/Urbana-Champaign)

Abstract

Power integrity during system-level ESD is studied on two test chips that have different integrated voltage regulator designs. On-chip voltage regulation can provide increased immunity to ESDinduced noise, especially if the internally-generated power supply does not utilize any off-chip decoupling capacitors.

4819 Emperor Blvd, Suite 300 Durham, NC 27703 Voice: (919) 941-9400 Fax: (919) 941-9450