A 73dB SNDR 20MS/s 1.28mW SAR-TDC Using Hybrid Two-Step Quantization

  • Authors:
    Jason R. Muhlestein (Oregon State Univ.), Spencer D. Leuenberger (Oregon State Univ.), Hyuk Sun (Oregon State Univ.), Yang Xu (TI), Un-Ku Moon (Oregon State Univ.)
    Publication ID:
    P091224
    Publication Type:
    Paper
    Received Date:
    30-Jun-2017
    Last Edit Date:
    10-Jul-2017
    Research:
    2712.010 (Oregon State University)

Abstract

This work describes a Nyquist rate ADC based on a two-step voltage and time quantization technique which can reduce power consumption and improve scaling immunity for high resolution applications. The hybrid two-step approach uses a successive approximation register (SAR) ADC for coarse quantization in the voltage domain, and a time-to-digital converter (TDC) for fine quantization in the time domain. The residue amplifier is suited for deep submicron CMOS due to its low gain and small output swing requirements, allowing the use of a single stage architecture. A 20MS/s prototype was designed and implemented in 180nm CMOS. Measurement results demonstrate an SNDR of 73dB. Operating with a reference voltage of 1.6V and a TDC supply of 1.0V, the total power is 1.28mW. This results in a Walden figure-of-merit (F OMW ) of 17.4 fJ/conversion-step.

4819 Emperor Blvd, Suite 300 Durham, NC 27703 Voice: (919) 941-9400 Fax: (919) 941-9450