Report on Matlab/Simulink Behavioral Models for the Proposed Architecture
This report summarizes the result of architectural study using behavioral models for the proposed continuous-time second-order VCO based delta-sigma ADC. The ADC has been modeled using Matlab Simulink and includes the effects of thermal noise, DAC mismatch, intersymbol interference (ISI) error and clock jitter. The architectural study clearly shows that highly digital second-order delta-sigma ADC can be built using only VCOs as integrators. The behavioral model also shows that the proposed architecture has good insensitivity to static and dynamic errors in the DAC. The behavioral model has been used to design prototype ADC in 65nm CMOS process.