Vertical CMOS

Darrell Schlom (Cornell University), Theme Leader

Vertical CMOS addresses the fundamental challenges encountered during implementation of monolithic 3D vertical integrated circuits with multiple inter-leaved layers of logic and memory when stacked atop each other.

ASCENT-T1 Metrics

  1. Last Year

    11 Research Data
  2. Since Inception

    26 Projects
    10 Universities
    91 Research Scholars
    14 Faculty Researchers
    177 Liaisons
    647 Research Data
Updated: 24-Jul-2024, 12:05 a.m. ET

4819 Emperor Blvd, Suite 300 Durham, NC 27703 Voice: (919) 941-9400 Fax: (919) 941-9450

Important Information for the SRC website. This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies. If you are not happy with the use of these cookies, please review our Cookie Policy to learn how they can be disabled. By disabling cookies, some features of the site will not work.