SRC Microelectronics Manufacturing USA Institute Informational Webinar

Advanced Microelectronic Packaging for Energy Efficiency Scaling

Henning Braunisch, Principal Engineer Intel Corporation, Components Research April 13, 2023





Agenda

- Moore's Law
- Energy Efficiency Scaling and Looming Energy Crisis
- New Compute Trajectories
- Advanced Packaging
- Summary

1975 revision: Number will double every two years

Moore's Law – History



Sources:

Gordon Moore, "Cramming more components onto integrated circuits," *Electronics*, 1965; and "Progress in digital integrated electronics," *Digest IEDM*, 1975

1965: Number of components (transistors) per chip will double every year

intel

3

Moore's Law – Today



Source: Ann Kelleher, "Moore's Law – now and in the future," Intel Newsroom, 2022

Moore's Law enabled unprecedented functionality scaling – but what about power?

Energy Effciency Scaling Enabled by Moore's Law



Source: Ibid.

 Shrinking transistor devices along with new materials & geometries also enabled exponential growth of performance per watt of power

Current Computing Growth Trend Not Sustainable



Source: Semiconductor Research Corporation (SRC), *Decadal Plan for Semiconductors*, 2021

The demand for computation growth may be outpacing the progress realized by Moore's Law

New Compute Trajectories



Source: John Shalf, "The future of computing beyond Moore's Law," *Philosophical Trans.*, 2020

 While research for beyond-CMOS computing is going on to enable new trajectories, advanced packaging steps into the limelight as a key vector for continued advancements

Microelectronic Packaging



Source: Ibid. (Kelleher, 2022)

Packaging has key electrical, thermal, and mechanical functions to enable Moore's Law scaling

Early Silicon Bridge Prototype

45-µm pitch

What Is "Advanced" Packaging?

Conventional Packaging:

 Single or few dies on single package substrate

Land Grid Array (LGA) Package and Socket





 Many dies with 3D stacking at possibly multiple levels



Ponte Vecchio for High-Performance Computing (HPC) and Artificial Intelligence (AI)

Deep Heterogeneous Integration



Sources: Henning Braunisch, "High-bandwidth microprocessor packaging," UWEE Research Colloquium Series, 2014; Babak Sabi, "Advanced packaging architectures: Opportunities and challenges," Electronics Packaging Symp., 2021; Henning Braunisch et al., "High-speed performance of Silicon Bridge die-to-die interconnects," Proc. EPEPS, 2011

Summary

- Moore's Law scaling has enabled decades of exponential advancements in microelectronic functionality & performance
- Microelectronic packaging is a key vector for enabling further scaling
- Advanced packaging combines many dies with 3D stacking at possibly multiple levels
- This enables heterogeneous integration for more efficient power delivery & thermal management and more efficient data movement
 - Orders of magnitude improvement in terms of energy efficiency may be possible
 - Much work remains to be done. Interdisciplinary and industry-wide collaboration are needed.

Legal Notices

Reference to research results, including comparisons to products, services or technology performance are estimates and do not imply availability. May contain information on products, services and technologies in development. Learn more at www.lntel.com/PerformanceIndex and www.lntel.com/PerformanceIndex and www.lntel.com/PerformanceIndex and www.lntel.com/ProcessInnovation.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.