Report on Failure Resistant Interconnect Circuit with Time Based Decision Feedback Equalizer

  • Authors:
    Chris H. Kim (Univ. of Minnesota)
    Publication ID:
    P090603
    Publication Type:
    Deliverable Report
    Received Date:
    27-Mar-2017
    Last Edit Date:
    4-Apr-2017
    Research:
    2409.001 (University of Minnesota)

Abstract

On-chip serial links are attractive for high-speed point-to-point applications as they can achieve 10Gb/s or higher data rates without using power-hungry and floorplan-disrupting repeaters. Decision feedback equalization (DFE) has now become indispensable for improving the performance of off-chip links, however they have not been adopted widely in on-chip links due to the large power consumed by the current mode logic (CML) circuits required for high-speed operation. In an effort to make DFE more digital-friendly and amenable to technology scaling, we propose a time-based DFE technique where the weighted sum filter operation is performed entirely in the time domain. Our digital intensive approach utilizes inverters and digitally- controlled delay elements that can be readily designed in advanced technologies.

4819 Emperor Blvd, Suite 300 Durham, NC 27703 Voice: (919) 941-9400 Fax: (919) 941-9450

Important Information for the SRC website. This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies. If you are not happy with the use of these cookies, please review our Cookie Policy to learn how they can be disabled. By disabling cookies, some features of the site will not work.