Gate-Level Logic Simulator using Multiple Processor Achitectures

    • Application Type:
      Utility
      Patent Number:
      8738349
      Country:
      United States
      Status:
      Filed on 21-Apr-2010, Issued on 27-May-2014, Patent Abandoned
      Organization:
      University of Michigan - Ann Arbor
      SRC Filing ID:
      P1203

    Inventors

    • Valeria Bertacco (Univ. of Michigan)
    • Debapriya Chatterjee (Univ. of Michigan)
    • Andrew DeOrio (Univ. of Michigan)

    4819 Emperor Blvd, Suite 300 Durham, NC 27703 Voice: (919) 941-9400 Fax: (919) 941-9450

    Important Information for the SRC website. This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies. If you are not happy with the use of these cookies, please review our Cookie Policy to learn how they can be disabled. By disabling cookies, some features of the site will not work.