Auto-Identification and Break of Positive Feedback Loops in Trojan States Vulnerable Circuits

  • Authors:
    Zhiqiang Liu (Iowa St Univ.), Randall L. Geiger (Iowa St Univ.), Degang Chen (Iowa St Univ.)
    Publication ID:
    P084498
    Publication Type:
    Paper
    Received Date:
    23-Jun-2015
    Last Edit Date:
    23-Jun-2015
    Research:
    1836.107 (Iowa State University)

Abstract

A systematic approach is proposed for automatically identifying and breaking positive feedback loops (PFLs) in Trojan States Vulnerable Circuit. The method first converts the netlist of a circuit into a directed dependency graph (DDG) and then partitions the DDG into strongly connected components (SCCs). It then employs graph theory techniques to detect all PFLs and locate the break-points for every SCC. Homotopy methods can then be applied at the break-points to generate a return map from which the presence or absence of Trojan states can be determined. The proposed method greatly enhances the efficiency of loop identification and Trojan State detection especially for large-scale circuits. It was implemented in Cadence Virtuoso as an EDA tool which can automatically highlight and break the loops in circuit schematic. Simulation results using the tool show that the proposed approach can effectively and efficiently identify all the PFLs and break-points of a circuit.

Past Events

  Event Summary
20–22 September 2015
SRC
SRC
TECHCON 2015
Sunday, Sept. 20, 2015, 8 a.m. — Tuesday, Sept. 22, 2015, 10 p.m. CT
Austin, TX, United States
Technical conference and networking event for SRC members and students.

4819 Emperor Blvd, Suite 300 Durham, NC 27703 Voice: (919) 941-9400 Fax: (919) 941-9450