CMOS Parallel Dynamic Logic and Speed Enhanced Skewed State Logic

    • Application Type:
      Utility
      Patent Number:
      6794903
      Country:
      United States
      Status:
      Filed on 7-May-2001, Issued on 21-Sep-2004
      Organization:
      University of Illinois/Urbana-Champaign
      SRC Filing ID:
      P0239

    Inventors

    • Steve S.M. Kang (UIUC)
    • Chulwoo Kim (UIUC)

    4819 Emperor Blvd, Suite 300 Durham, NC 27703 Voice: (919) 941-9400 Fax: (919) 941-9450

    Important Information for the SRC website. This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies. If you are not happy with the use of these cookies, please review our Cookie Policy to learn how they can be disabled. By disabling cookies, some features of the site will not work.