P-transistors for PSL Implementation

Zhihong Chen (Purdue University), Theme Leader

At the heart of the proposed hardware are two units – a write-unit and a read-unit. In this theme, we will focus on the development of a read-unit that can be connected to the write-unit. The focus of this theme is to work closely together with the members of the Materials Development for Probabilistic Spin Logic Devices theme to provide feedback for the materials effort and to demonstrate experimentally the implementation of a p-bit.

CAPSL-T2 Metrics

  1. Since Inception

    2 Projects
    1 Universities
    13 Research Scholars
    2 Faculty Researchers
    9 Liaisons
    54 Research Data
Updated: 24-Jul-2024, 12:05 a.m. ET

4819 Emperor Blvd, Suite 300 Durham, NC 27703 Voice: (919) 941-9400 Fax: (919) 941-9450

Important Information for the SRC website. This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies. If you are not happy with the use of these cookies, please review our Cookie Policy to learn how they can be disabled. By disabling cookies, some features of the site will not work.