CAPSL-T4
Architectures and Systems from Probabilistic Spin Circuits to Benchmarking

Ronald DeMara (University of Central Florida), Theme Leader

In this theme, the team will design, simulate, and benchmark PSL Cores consisting of high kBT p-transistor weights and low kBT p-transistor probabilistic input/output units. Additionally, the maximum and optimal PSL Core sizes for implementing interconnected networks of PSL Cores to realize Deep Belief Networks of hierarchically organized RBMs for deep learning applications will be researched. P-transistor models will be used for the initial designs and we will develop a self-contained SPICE model with predictive transistor models (e.g. 10nm or 7nm) incorporating necessary LLG equations for processional motion of a time-varying magnetization vector.

CAPSL-T4 Metrics

  1. Current

    2 Research Tasks
    2 Universities
    4 Students
    2 Faculty Researchers
    5 Liaison Personnel
  2. This Year

    2 Task Starts
    2 Research Publications
Updated: 26-Apr-2018, 12:05 a.m. ET

4819 Emperor Blvd, Suite 300 Durham, NC 27703 Voice: (919) 941-9400 Fax: (919) 941-9450